URL
https://opencores.org/ocsvn/miniuart2/miniuart2/trunk
Error creating feed file, please check write permissions.
miniuart2
WebSVN RSS feed - miniuart2
https://opencores.org/websvn//websvn/listing?repname=miniuart2&path=%2Fminiuart2%2Fbranches%2F&
Thu, 21 May 2026 01:11:40 +0100
FeedCreator 1.7.2
-
...
https://opencores.org/websvn//websvn/revision?repname=miniuart2&path=%2Fminiuart2%2Fbranches%2F&rev=28
<div><strong>Rev 28 - root</strong> (2 file(s) modified)</div><div>...</div>- /branches<br />+ /miniuart2/branches<br />
root
Wed, 06 May 2009 08:33:36 +0100
https://opencores.org/websvn//websvn/revision?repname=miniuart2&path=%2Fminiuart2%2Fbranches%2F&rev=28
-
no message
https://opencores.org/websvn//websvn/revision?repname=miniuart2&path=%2Fbranches%2F&rev=22
<div><strong>Rev 22 - philippe</strong> (313 file(s) modified)</div><div>no message</div>~ /branches/avendor/impl/info.txt<br />+ /branches/avendor/impl/Xilinx_xc2s15<br />+ /branches/avendor/impl/Xilinx_xc2s15/automake.err<br />+ /branches/avendor/impl/Xilinx_xc2s15/automake.log<br />+ /branches/avendor/impl/Xilinx_xc2s15/miniuart.jhd<br />+ /branches/avendor/impl/Xilinx_xc2s15/par.opt<br />+ /branches/avendor/impl/Xilinx_xc2s15/Rxunit.jhd<br />+ /branches/avendor/impl/Xilinx_xc2s15/Txunit.jhd<br />+ /branches/avendor/impl/Xilinx_xc2s15/uart.bld<br />+ /branches/avendor/impl/Xilinx_xc2s15/uart.cup<br />+ /branches/avendor/impl/Xilinx_xc2s15/uart.dly<br />+ /branches/avendor/impl/Xilinx_xc2s15/uart.mrp<br />+ /branches/avendor/impl/Xilinx_xc2s15/uart.nc1<br />+ /branches/avendor/impl/Xilinx_xc2s15/uart.ncd<br />+ /branches/avendor/impl/Xilinx_xc2s15/uart.ngc<br />+ /branches/avendor/impl/Xilinx_xc2s15/uart.ngd<br />+ /branches/avendor/impl/Xilinx_xc2s15/uart.ngm<br />+ /branches/avendor/impl/Xilinx_xc2s15/uart.pad<br />+ /branches/avendor/impl/Xilinx_xc2s15/uart.par<br />+ /branches/avendor/impl/Xilinx_xc2s15/uart.pcf<br />+ /branches/avendor/impl/Xilinx_xc2s15/uart.prj<br />+ /branches/avendor/impl/Xilinx_xc2s15/uart.syr<br />+ /branches/avendor/impl/Xilinx_xc2s15/uart.xpi<br />+ /branches/avendor/impl/Xilinx_xc2s15/uart.xst<br />+ /branches/avendor/impl/Xilinx_xc2s15/uart._prj<br />+ /branches/avendor/impl/Xilinx_xc2s15/uart_map.ncd<br />+ /branches/avendor/impl/Xilinx_xc2s15/uart_ngdbuild.nav<br />+ /branches/avendor/impl/Xilinx_xc2s15/utils.jhd<br />+ /branches/avendor/impl/Xilinx_xc2s15/xilinx.jid<br />+ /branches/avendor/impl/Xilinx_xc2s15/Xilinx.npl<br />+ /branches/avendor/impl/Xilinx_xc2s15/_map.log<br />+ /branches/avendor/impl/Xilinx_xc2s15/_map.rsp<br />+ /branches/avendor/impl/Xilinx_xc2s15/_nc1TOncd_exewrap.rsp<br />+ /branches/avendor/impl/Xilinx_xc2s15/_ngdTOnc1_exewrap.rsp<br />+ /branches/avendor/impl/Xilinx_xc2s15/_ngo<br />+ /branches/avendor/impl/Xilinx_xc2s15/_ngo/netlist.lst<br />+ /branches/avendor/impl/Xilinx_xc2s15/_par.log<br />+ /branches/avendor/impl/Xilinx_xc2s15/_par.rsp<br />+ /branches/avendor/impl/Xilinx_xc2s15/_prepar.rsp<br />+ /branches/avendor/impl/Xilinx_xc2s15/__ednTOngd_exewrap.rsp<br />+ /branches/avendor/impl/Xilinx_xc2s15/__launchTA.tcl<br />+ /branches/avendor/impl/Xilinx_xc2s15/__ngdbuild.rsp<br />+ /branches/avendor/impl/Xilinx_xc2s15/__projnav.log<br />+ /branches/avendor/impl/Xilinx_xc2s15/__uart_2prj_exewrap.rsp<br />~ /branches/avendor/impl/Xilinx_xcs10/XILINX.PDF<br />~ /branches/avendor/impl/Xilinx_xcs10/Xilinx/express.ini<br />~ /branches/avendor/impl/Xilinx_xcs10/Xilinx/lib/XILINX.BLK<br />~ /branches/avendor/impl/Xilinx_xcs10/Xilinx/lib/XILINX.DIR<br />~ /branches/avendor/impl/Xilinx_xcs10/Xilinx/lib/XILINX.FIG<br />~ /branches/avendor/impl/Xilinx_xcs10/Xilinx/lib/XILINX.FLG<br />~ /branches/avendor/impl/Xilinx_xcs10/Xilinx/lib/XILINX.GNR<br />~ /branches/avendor/impl/Xilinx_xcs10/Xilinx/lib/XILINX.HDR<br />~ /branches/avendor/impl/Xilinx_xcs10/Xilinx/lib/XILINX.ID<br />~ /branches/avendor/impl/Xilinx_xcs10/Xilinx/lib/XILINX.INI<br />~ /branches/avendor/impl/Xilinx_xcs10/Xilinx/lib/XILINX.MAP<br />~ /branches/avendor/impl/Xilinx_xcs10/Xilinx/lib/XILINX.MOD<br />~ /branches/avendor/impl/Xilinx_xcs10/Xilinx/lib/XILINX.NET<br />~ /branches/avendor/impl/Xilinx_xcs10/Xilinx/lib/XILINX.PIN<br />~ /branches/avendor/impl/Xilinx_xcs10/Xilinx/lib/XILINX.SYM<br />~ /branches/avendor/impl/Xilinx_xcs10/Xilinx/lib/XILINX.SYN<br />~ /branches/avendor/impl/Xilinx_xcs10/Xilinx/lib/XILINX.VIS<br />~ /branches/avendor/impl/Xilinx_xcs10/Xilinx/miniuart.log<br />~ /branches/avendor/impl/Xilinx_xcs10/Xilinx/miniuart.vhd<br />~ /branches/avendor/impl/Xilinx_xcs10/Xilinx/rxunit.log<br />~ /branches/avendor/impl/Xilinx_xcs10/Xilinx/Rxunit.vhd<br />~ /branches/avendor/impl/Xilinx_xcs10/Xilinx/txunit.log<br />~ /branches/avendor/impl/Xilinx_xcs10/Xilinx/Txunit.vhd<br />~ /branches/avendor/impl/Xilinx_xcs10/Xilinx/utils.log<br />~ /branches/avendor/impl/Xilinx_xcs10/Xilinx/utils.vhd<br />~ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx.alb<br />~ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx.bit<br />~ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx.EDF<br />~ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx.ll<br />~ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx.prj<br />~ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx.ucf<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/chips<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/chips/ver1<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/chips/ver1-Optimized<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/chips/ver1-Optimized/ver1-Optimized.cst<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/chips/ver1-Optimized/ver1-Optimized.rpt<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/chips/ver1-Optimized/ver1-Optimized.ws<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/chips/ver1/ver1.cst<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/chips/ver1/ver1.rpt<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/chips/ver1/ver1.ws<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/files<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/files/L1.rpt<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/files/L2.rpt<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/files/L3.rpt<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/files/L4.rpt<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/workdirs<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/workdirs/WORK<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/workdirs/WORK/Anal.info<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/workdirs/WORK/Anal.out<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/workdirs/WORK/COUNTER.mra<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/workdirs/WORK/COUNTER.sim<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/workdirs/WORK/COUNTER.syn<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/workdirs/WORK/Counter_COUNT_4.hnl<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/workdirs/WORK/Counter_COUNT_4.out<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/workdirs/WORK/Counter_COUNT_4.sts<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/workdirs/WORK/Counter_COUNT_130.hnl<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/workdirs/WORK/Counter_COUNT_130.out<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/workdirs/WORK/Counter_COUNT_130.sts<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/workdirs/WORK/COUNTER__BEHAVIOUR.sim<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/workdirs/WORK/COUNTER__BEHAVIOUR.syn<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/workdirs/WORK/RxUnit.hnl<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/workdirs/WORK/RXUNIT.mra<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/workdirs/WORK/RxUnit.out<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/workdirs/WORK/RXUNIT.sim<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/workdirs/WORK/RxUnit.sts<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/workdirs/WORK/RXUNIT.syn<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/workdirs/WORK/RXUNIT__BEHAVIOUR.sim<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/workdirs/WORK/RXUNIT__BEHAVIOUR.syn<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/workdirs/WORK/synchroniser.hnl<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/workdirs/WORK/SYNCHRONISER.mra<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/workdirs/WORK/synchroniser.out<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/workdirs/WORK/SYNCHRONISER.sim<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/workdirs/WORK/synchroniser.sts<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/workdirs/WORK/SYNCHRONISER.syn<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/workdirs/WORK/SYNCHRONISER__BEHAVIOUR.sim<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/workdirs/WORK/SYNCHRONISER__BEHAVIOUR.syn<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/workdirs/WORK/TxUnit.hnl<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/workdirs/WORK/TXUNIT.mra<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/workdirs/WORK/TxUnit.out<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/workdirs/WORK/TXUNIT.sim<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/workdirs/WORK/TxUnit.sts<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/workdirs/WORK/TXUNIT.syn<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/workdirs/WORK/TXUNIT__BEHAVIOUR.sim<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/workdirs/WORK/TXUNIT__BEHAVIOUR.syn<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/workdirs/WORK/UART.hnl<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/workdirs/WORK/UART.mra<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/workdirs/WORK/UART.out<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/workdirs/WORK/UART.sim<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/workdirs/WORK/UART.sts<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/workdirs/WORK/UART.syn<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/workdirs/WORK/UART__BEHAVIOUR.sim<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/workdirs/WORK/UART__BEHAVIOUR.syn<br />~ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xilinx/xilinx.exp<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xproj<br />~ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xproj.ini<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xproj/ver1<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xproj/ver1/netlist.lst<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xproj/ver1/rev1<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xproj/ver1/rev1/bitgen.ut<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xproj/ver1/rev1/command.his<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xproj/ver1/rev1/fe.log<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xproj/ver1/rev1/map.mrp<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xproj/ver1/rev1/map.ncd<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xproj/ver1/rev1/map.ngm<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xproj/ver1/rev1/program.his<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xproj/ver1/rev1/revision.obf<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xproj/ver1/rev1/revision.rbf<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xproj/ver1/rev1/rptbrwsr.dat<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xproj/ver1/rev1/spartan.cfg<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xproj/ver1/rev1/spartan.imp<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xproj/ver1/rev1/spartan.sml<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xproj/ver1/rev1/xilinx.bgn<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xproj/ver1/rev1/xilinx.bit<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xproj/ver1/rev1/xilinx.bld<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xproj/ver1/rev1/xilinx.cel<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xproj/ver1/rev1/xilinx.dly<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xproj/ver1/rev1/xilinx.drc<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xproj/ver1/rev1/xilinx.ll<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xproj/ver1/rev1/xilinx.ncd<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xproj/ver1/rev1/xilinx.ngd<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xproj/ver1/rev1/xilinx.pad<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xproj/ver1/rev1/xilinx.par<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xproj/ver1/rev1/xilinx.pcf<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xproj/ver1/rev1/xilinx.twr<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xproj/ver1/rev1/xilinx.ucf<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xproj/ver1/rev1/xilinx.xpi<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xproj/ver1/version.vbf<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xproj/ver1/xilinx.ngo<br />+ /branches/avendor/impl/Xilinx_xcs10/Xilinx/xproj/xilinx.xpj<br />+ /branches/avendor/sim/Foundation sim/testrx.pdf<br />+ /branches/avendor/sim/Foundation sim/TESTRxLimit.CMD<br />+ /branches/avendor/sim/Foundation sim/TESTTx.CMD<br />+ /branches/avendor/sim/Foundation sim/testtx.pdf<br />+ /branches/avendor/sim/Foundation sim/TESTUART.CMD<br />+ /branches/avendor/sim/ModelSim<br />+ /branches/avendor/sim/ModelSim/lib_modelsim_XE_5_5B<br />+ /branches/avendor/sim/ModelSim/lib_modelsim_XE_5_5B/lib_modelsim_5_5b.mpf<br />+ /branches/avendor/sim/ModelSim/lib_modelsim_XE_5_5B/work<br />+ /branches/avendor/sim/ModelSim/lib_modelsim_XE_5_5B/work/acq_rx_uart<br />+ /branches/avendor/sim/ModelSim/lib_modelsim_XE_5_5B/work/acq_rx_uart/arch_comportementale.dat<br />+ /branches/avendor/sim/ModelSim/lib_modelsim_XE_5_5B/work/acq_rx_uart/arch_comportementale.psm<br />+ /branches/avendor/sim/ModelSim/lib_modelsim_XE_5_5B/work/acq_rx_uart/_primary.dat<br />+ /branches/avendor/sim/ModelSim/lib_modelsim_XE_5_5B/work/conv_pkg<br />+ /branches/avendor/sim/ModelSim/lib_modelsim_XE_5_5B/work/conv_pkg/body.dat<br />+ /branches/avendor/sim/ModelSim/lib_modelsim_XE_5_5B/work/conv_pkg/body.psm<br />+ /branches/avendor/sim/ModelSim/lib_modelsim_XE_5_5B/work/conv_pkg/_primary.dat<br />+ /branches/avendor/sim/ModelSim/lib_modelsim_XE_5_5B/work/conv_pkg/_vhdl.psm<br />+ /branches/avendor/sim/ModelSim/lib_modelsim_XE_5_5B/work/gen_tx_uart<br />+ /branches/avendor/sim/ModelSim/lib_modelsim_XE_5_5B/work/gen_tx_uart/arch_comportementale.dat<br />+ /branches/avendor/sim/ModelSim/lib_modelsim_XE_5_5B/work/gen_tx_uart/arch_comportementale.psm<br />+ /branches/avendor/sim/ModelSim/lib_modelsim_XE_5_5B/work/gen_tx_uart/_primary.dat<br />+ /branches/avendor/sim/ModelSim/lib_modelsim_XE_5_5B/work/gen_wave<br />+ /branches/avendor/sim/ModelSim/lib_modelsim_XE_5_5B/work/gen_wave/arch_comportementale.dat<br />+ /branches/avendor/sim/ModelSim/lib_modelsim_XE_5_5B/work/gen_wave/arch_comportementale.psm<br />+ /branches/avendor/sim/ModelSim/lib_modelsim_XE_5_5B/work/gen_wave/_primary.dat<br />+ /branches/avendor/sim/ModelSim/lib_modelsim_XE_5_5B/work/gen_wave_bus<br />+ /branches/avendor/sim/ModelSim/lib_modelsim_XE_5_5B/work/gen_wave_bus/arch_comportementale.dat<br />+ /branches/avendor/sim/ModelSim/lib_modelsim_XE_5_5B/work/gen_wave_bus/arch_comportementale.psm<br />+ /branches/avendor/sim/ModelSim/lib_modelsim_XE_5_5B/work/gen_wave_bus/_primary.dat<br />+ /branches/avendor/sim/ModelSim/lib_modelsim_XE_5_5B/work/horloge<br />+ /branches/avendor/sim/ModelSim/lib_modelsim_XE_5_5B/work/horloge/arch_comportementale.dat<br />+ /branches/avendor/sim/ModelSim/lib_modelsim_XE_5_5B/work/horloge/arch_comportementale.psm<br />+ /branches/avendor/sim/ModelSim/lib_modelsim_XE_5_5B/work/horloge/_primary.dat<br />+ /branches/avendor/sim/ModelSim/lib_modelsim_XE_5_5B/work/ram<br />+ /branches/avendor/sim/ModelSim/lib_modelsim_XE_5_5B/work/ram/arch_comportementale.dat<br />+ /branches/avendor/sim/ModelSim/lib_modelsim_XE_5_5B/work/ram/arch_comportementale.psm<br />+ /branches/avendor/sim/ModelSim/lib_modelsim_XE_5_5B/work/ram/_primary.dat<br />+ /branches/avendor/sim/ModelSim/lib_modelsim_XE_5_5B/work/rom<br />+ /branches/avendor/sim/ModelSim/lib_modelsim_XE_5_5B/work/rom/arch_comportementale.dat<br />+ /branches/avendor/sim/ModelSim/lib_modelsim_XE_5_5B/work/rom/arch_comportementale.psm<br />+ /branches/avendor/sim/ModelSim/lib_modelsim_XE_5_5B/work/rom/_primary.dat<br />+ /branches/avendor/sim/ModelSim/lib_modelsim_XE_5_5B/work/text_pkg<br />+ /branches/avendor/sim/ModelSim/lib_modelsim_XE_5_5B/work/text_pkg/body.dat<br />+ /branches/avendor/sim/ModelSim/lib_modelsim_XE_5_5B/work/text_pkg/body.psm<br />+ /branches/avendor/sim/ModelSim/lib_modelsim_XE_5_5B/work/text_pkg/_primary.dat<br />+ /branches/avendor/sim/ModelSim/lib_modelsim_XE_5_5B/work/text_pkg/_vhdl.psm<br />+ /branches/avendor/sim/ModelSim/lib_modelsim_XE_5_5B/work/_info<br />+ /branches/avendor/sim/ModelSim/project.mpf<br />+ /branches/avendor/sim/ModelSim/test_bench1<br />+ /branches/avendor/sim/ModelSim/test_bench1/brclk.in<br />+ /branches/avendor/sim/ModelSim/test_bench1/clk.in<br />+ /branches/avendor/sim/ModelSim/test_bench1/info.txt<br />+ /branches/avendor/sim/ModelSim/test_bench1/patt.in<br />+ /branches/avendor/sim/ModelSim/test_bench1/test.bak<br />+ /branches/avendor/sim/ModelSim/test_bench1/test.vhd<br />+ /branches/avendor/sim/ModelSim/test_bench1/wave.do<br />+ /branches/avendor/sim/ModelSim/test_bench2<br />+ /branches/avendor/sim/ModelSim/test_bench2/brclk.in<br />+ /branches/avendor/sim/ModelSim/test_bench2/clk.in<br />+ /branches/avendor/sim/ModelSim/test_bench2/info.txt<br />+ /branches/avendor/sim/ModelSim/test_bench2/patt.in<br />+ /branches/avendor/sim/ModelSim/test_bench2/test.bak<br />+ /branches/avendor/sim/ModelSim/test_bench2/test.vhd<br />+ /branches/avendor/sim/ModelSim/test_bench2/wave.do<br />+ /branches/avendor/sim/ModelSim/test_bench3<br />+ /branches/avendor/sim/ModelSim/test_bench3/brclk.in<br />+ /branches/avendor/sim/ModelSim/test_bench3/clk.in<br />+ /branches/avendor/sim/ModelSim/test_bench3/info.txt<br />+ /branches/avendor/sim/ModelSim/test_bench3/patt.in<br />+ /branches/avendor/sim/ModelSim/test_bench3/test.bak<br />+ /branches/avendor/sim/ModelSim/test_bench3/test.vhd<br />+ /branches/avendor/sim/ModelSim/test_bench3/wave.do<br />+ /branches/avendor/sim/ModelSim/vsim.wlf<br />+ /branches/avendor/sim/ModelSim/work<br />+ /branches/avendor/sim/ModelSim/work/counter<br />+ /branches/avendor/sim/ModelSim/work/counter/behaviour.dat<br />+ /branches/avendor/sim/ModelSim/work/counter/behaviour.psm<br />+ /branches/avendor/sim/ModelSim/work/counter/_primary.dat<br />+ /branches/avendor/sim/ModelSim/work/rxunit<br />+ /branches/avendor/sim/ModelSim/work/rxunit/behaviour.dat<br />+ /branches/avendor/sim/ModelSim/work/rxunit/behaviour.psm<br />+ /branches/avendor/sim/ModelSim/work/rxunit/_primary.dat<br />+ /branches/avendor/sim/ModelSim/work/synchroniser<br />+ /branches/avendor/sim/ModelSim/work/synchroniser/behaviour.dat<br />+ /branches/avendor/sim/ModelSim/work/synchroniser/behaviour.psm<br />+ /branches/avendor/sim/ModelSim/work/synchroniser/_primary.dat<br />+ /branches/avendor/sim/ModelSim/work/test_miniuart<br />+ /branches/avendor/sim/ModelSim/work/test_miniuart/arch_test_bench.dat<br />+ /branches/avendor/sim/ModelSim/work/test_miniuart/arch_test_bench.psm<br />+ /branches/avendor/sim/ModelSim/work/test_miniuart/_primary.dat<br />+ /branches/avendor/sim/ModelSim/work/txunit<br />+ /branches/avendor/sim/ModelSim/work/txunit/behaviour.dat<br />+ /branches/avendor/sim/ModelSim/work/txunit/behaviour.psm<br />+ /branches/avendor/sim/ModelSim/work/txunit/_primary.dat<br />+ /branches/avendor/sim/ModelSim/work/uart<br />+ /branches/avendor/sim/ModelSim/work/uart/behaviour.dat<br />+ /branches/avendor/sim/ModelSim/work/uart/behaviour.psm<br />+ /branches/avendor/sim/ModelSim/work/uart/_primary.dat<br />+ /branches/avendor/sim/ModelSim/work/work<br />+ /branches/avendor/sim/ModelSim/work/work/acq_rx_uart<br />+ /branches/avendor/sim/ModelSim/work/work/acq_rx_uart/arch_comportementale.dat<br />+ /branches/avendor/sim/ModelSim/work/work/acq_rx_uart/arch_comportementale.psm<br />+ /branches/avendor/sim/ModelSim/work/work/acq_rx_uart/_primary.dat<br />+ /branches/avendor/sim/ModelSim/work/work/conv_pkg<br />+ /branches/avendor/sim/ModelSim/work/work/conv_pkg/body.dat<br />+ /branches/avendor/sim/ModelSim/work/work/conv_pkg/body.psm<br />+ /branches/avendor/sim/ModelSim/work/work/conv_pkg/_primary.dat<br />+ /branches/avendor/sim/ModelSim/work/work/conv_pkg/_vhdl.psm<br />+ /branches/avendor/sim/ModelSim/work/work/gen_tx_uart<br />+ /branches/avendor/sim/ModelSim/work/work/gen_tx_uart/arch_comportementale.dat<br />+ /branches/avendor/sim/ModelSim/work/work/gen_tx_uart/arch_comportementale.psm<br />+ /branches/avendor/sim/ModelSim/work/work/gen_tx_uart/_primary.dat<br />+ /branches/avendor/sim/ModelSim/work/work/gen_wave<br />+ /branches/avendor/sim/ModelSim/work/work/gen_wave/arch_comportementale.dat<br />+ /branches/avendor/sim/ModelSim/work/work/gen_wave/arch_comportementale.psm<br />+ /branches/avendor/sim/ModelSim/work/work/gen_wave/_primary.dat<br />+ /branches/avendor/sim/ModelSim/work/work/gen_wave_bus<br />+ /branches/avendor/sim/ModelSim/work/work/gen_wave_bus/arch_comportementale.dat<br />+ /branches/avendor/sim/ModelSim/work/work/gen_wave_bus/arch_comportementale.psm<br />+ /branches/avendor/sim/ModelSim/work/work/gen_wave_bus/_primary.dat<br />+ /branches/avendor/sim/ModelSim/work/work/horloge<br />+ /branches/avendor/sim/ModelSim/work/work/horloge/arch_comportementale.dat<br />+ /branches/avendor/sim/ModelSim/work/work/horloge/arch_comportementale.psm<br />+ /branches/avendor/sim/ModelSim/work/work/horloge/_primary.dat<br />+ /branches/avendor/sim/ModelSim/work/work/ram<br />+ /branches/avendor/sim/ModelSim/work/work/ram/arch_comportementale.dat<br />+ /branches/avendor/sim/ModelSim/work/work/ram/arch_comportementale.psm<br />+ /branches/avendor/sim/ModelSim/work/work/ram/_primary.dat<br />+ /branches/avendor/sim/ModelSim/work/work/rom<br />+ /branches/avendor/sim/ModelSim/work/work/rom/arch_comportementale.dat<br />+ /branches/avendor/sim/ModelSim/work/work/rom/arch_comportementale.psm<br />+ /branches/avendor/sim/ModelSim/work/work/rom/_primary.dat<br />+ /branches/avendor/sim/ModelSim/work/work/text_pkg<br />+ /branches/avendor/sim/ModelSim/work/work/text_pkg/body.dat<br />+ /branches/avendor/sim/ModelSim/work/work/text_pkg/body.psm<br />+ /branches/avendor/sim/ModelSim/work/work/text_pkg/_primary.dat<br />+ /branches/avendor/sim/ModelSim/work/work/text_pkg/_vhdl.psm<br />+ /branches/avendor/sim/ModelSim/work/work/_info<br />+ /branches/avendor/sim/ModelSim/work/_info<br />
philippe
Mon, 13 Jan 2003 00:47:32 +0100
https://opencores.org/websvn//websvn/revision?repname=miniuart2&path=%2Fbranches%2F&rev=22
-
This commit was manufactured by cvs2svn to create branch 'avendor'.
https://opencores.org/websvn//websvn/revision?repname=miniuart2&path=%2Fbranches%2F&rev=21
<div><strong>Rev 21 - </strong> (2 file(s) modified)</div><div>This commit was manufactured by cvs2svn to create branch 'avendor'.</div>+ /branches/avendor/impl<br />- /branches/avendor/impl/Xilinx<br />
Mon, 13 Jan 2003 00:41:42 +0100
https://opencores.org/websvn//websvn/revision?repname=miniuart2&path=%2Fbranches%2F&rev=21
-
no message
https://opencores.org/websvn//websvn/revision?repname=miniuart2&path=%2Fbranches%2F&rev=19
<div><strong>Rev 19 - philippe</strong> (40 file(s) modified)</div><div>no message</div>+ /branches/avendor/sim/Foundation sim<br />+ /branches/avendor/sim/Foundation sim/TESTRx.CMD<br />+ /trunk/impl/info.txt<br />+ /trunk/impl/Xilinx_xcs10<br />+ /trunk/impl/Xilinx_xcs10/Xilinx<br />+ /trunk/impl/Xilinx_xcs10/XILINX.PDF<br />+ /trunk/impl/Xilinx_xcs10/Xilinx/express.ini<br />+ /trunk/impl/Xilinx_xcs10/Xilinx/lib<br />+ /trunk/impl/Xilinx_xcs10/Xilinx/lib/XILINX.BLK<br />+ /trunk/impl/Xilinx_xcs10/Xilinx/lib/XILINX.DIR<br />+ /trunk/impl/Xilinx_xcs10/Xilinx/lib/XILINX.FIG<br />+ /trunk/impl/Xilinx_xcs10/Xilinx/lib/XILINX.FLG<br />+ /trunk/impl/Xilinx_xcs10/Xilinx/lib/XILINX.GNR<br />+ /trunk/impl/Xilinx_xcs10/Xilinx/lib/XILINX.HDR<br />+ /trunk/impl/Xilinx_xcs10/Xilinx/lib/XILINX.ID<br />+ /trunk/impl/Xilinx_xcs10/Xilinx/lib/XILINX.INI<br />+ /trunk/impl/Xilinx_xcs10/Xilinx/lib/XILINX.MAP<br />+ /trunk/impl/Xilinx_xcs10/Xilinx/lib/XILINX.MOD<br />+ /trunk/impl/Xilinx_xcs10/Xilinx/lib/XILINX.NET<br />+ /trunk/impl/Xilinx_xcs10/Xilinx/lib/XILINX.PIN<br />+ /trunk/impl/Xilinx_xcs10/Xilinx/lib/XILINX.SYM<br />+ /trunk/impl/Xilinx_xcs10/Xilinx/lib/XILINX.SYN<br />+ /trunk/impl/Xilinx_xcs10/Xilinx/lib/XILINX.VIS<br />+ /trunk/impl/Xilinx_xcs10/Xilinx/miniuart.log<br />+ /trunk/impl/Xilinx_xcs10/Xilinx/miniuart.vhd<br />+ /trunk/impl/Xilinx_xcs10/Xilinx/rxunit.log<br />+ /trunk/impl/Xilinx_xcs10/Xilinx/Rxunit.vhd<br />+ /trunk/impl/Xilinx_xcs10/Xilinx/txunit.log<br />+ /trunk/impl/Xilinx_xcs10/Xilinx/Txunit.vhd<br />+ /trunk/impl/Xilinx_xcs10/Xilinx/utils.log<br />+ /trunk/impl/Xilinx_xcs10/Xilinx/utils.vhd<br />+ /trunk/impl/Xilinx_xcs10/Xilinx/xilinx<br />+ /trunk/impl/Xilinx_xcs10/Xilinx/xilinx.alb<br />+ /trunk/impl/Xilinx_xcs10/Xilinx/xilinx.bit<br />+ /trunk/impl/Xilinx_xcs10/Xilinx/xilinx.EDF<br />+ /trunk/impl/Xilinx_xcs10/Xilinx/xilinx.ll<br />+ /trunk/impl/Xilinx_xcs10/Xilinx/xilinx.prj<br />+ /trunk/impl/Xilinx_xcs10/Xilinx/xilinx.ucf<br />+ /trunk/impl/Xilinx_xcs10/Xilinx/xilinx/xilinx.exp<br />+ /trunk/impl/Xilinx_xcs10/Xilinx/xproj.ini<br />
philippe
Mon, 13 Jan 2003 00:41:41 +0100
https://opencores.org/websvn//websvn/revision?repname=miniuart2&path=%2Fbranches%2F&rev=19
-
1st version
https://opencores.org/websvn//websvn/revision?repname=miniuart2&path=%2Fbranches%2F&rev=2
<div><strong>Rev 2 - philippe</strong> (31 file(s) modified)</div><div>1st version</div>+ /branches/avendor<br />+ /branches/avendor/doc<br />+ /branches/avendor/doc/MiniUart.pdf<br />+ /branches/avendor/doc/src<br />+ /branches/avendor/doc/src/MiniUART.doc<br />+ /branches/avendor/rtl<br />+ /branches/avendor/rtl/vhdl<br />+ /branches/avendor/rtl/vhdl/miniuart.vhd<br />+ /branches/avendor/rtl/vhdl/Rxunit.vhd<br />+ /branches/avendor/rtl/vhdl/S95.log<br />+ /branches/avendor/rtl/vhdl/Txunit.vhd<br />+ /branches/avendor/rtl/vhdl/utils.vhd<br />+ /branches/avendor/sim<br />+ /branches/avendor/sim/rtl_sim<br />+ /branches/avendor/sim/rtl_sim/bin<br />+ /branches/avendor/sim/rtl_sim/bin/TESTRx.CMD<br />+ /branches/avendor/sim/rtl_sim/bin/TESTUART.CMD<br />+ /branches/avendor/sw<br />+ /branches/avendor/sw/TestCom<br />+ /branches/avendor/sw/TestCom/Main.h<br />+ /branches/avendor/sw/TestCom/mainFr.cpp<br />+ /branches/avendor/sw/TestCom/mainUs.cpp<br />+ /branches/avendor/sw/TestCom/mainUs.obj<br />+ /branches/avendor/sw/TestCom/Readme.txt<br />+ /branches/avendor/sw/TestCom/TestCom.bpf<br />+ /branches/avendor/sw/TestCom/TestCom.bpr<br />+ /branches/avendor/sw/TestCom/TestCom.dsk<br />+ /branches/avendor/sw/TestCom/TestCom.exe<br />+ /branches/avendor/sw/TestCom/Thread.cpp<br />+ /branches/avendor/sw/TestCom/Thread.h<br />+ /branches/avendor/sw/TestCom/Thread.obj<br />
philippe
Tue, 29 Jan 2002 22:08:38 +0100
https://opencores.org/websvn//websvn/revision?repname=miniuart2&path=%2Fbranches%2F&rev=2
-
Standard project directories initialized by cvs2svn.
https://opencores.org/websvn//websvn/revision?repname=miniuart2&path=%2Fbranches%2F&rev=1
<div><strong>Rev 1 - </strong> (3 file(s) modified)</div><div>Standard project directories initialized by cvs2svn.</div>+ /branches<br />+ /tags<br />+ /trunk<br />
Tue, 29 Jan 2002 22:08:38 +0100
https://opencores.org/websvn//websvn/revision?repname=miniuart2&path=%2Fbranches%2F&rev=1
© copyright 1999-2026
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.