OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Error creating feed file, please check write permissions.
minsoc WebSVN RSS feed - minsoc https://opencores.org/websvn//websvn/listing?repname=minsoc&path=%2Fminsoc%2F& Thu, 21 Nov 2019 06:27:15 +0100 FeedCreator 1.7.2 Adding de2_115_board port, thanks to Richard Hasha. Support to JSP (JTAG ... https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2F&rev=158 <div><strong>Rev 158 - rfajardo</strong> (46 file(s) modified)</div><div>Adding de2_115_board port, thanks to Richard Hasha.<br /> <br /> Support to JSP (JTAG ...</div>~ /minsoc/trunk/backend/altera_3c25_board/board.h<br />~ /minsoc/trunk/backend/altera_3c25_board/configure<br />~ /minsoc/trunk/backend/altera_3c25_board/minsoc_defines.v<br />+ /minsoc/trunk/backend/de2_115_board<br />+ /minsoc/trunk/backend/de2_115_board/board.h<br />+ /minsoc/trunk/backend/de2_115_board/configure<br />+ /minsoc/trunk/backend/de2_115_board/de2_115_board.ucf<br />+ /minsoc/trunk/backend/de2_115_board/gcc-opt.mk<br />+ /minsoc/trunk/backend/de2_115_board/minsoc_bench_defines.v<br />+ /minsoc/trunk/backend/de2_115_board/minsoc_defines.v<br />+ /minsoc/trunk/backend/de2_115_board/orp.ld<br />~ /minsoc/trunk/backend/spartan3a_dsp_kit/board.h<br />~ /minsoc/trunk/backend/spartan3a_dsp_kit/configure<br />~ /minsoc/trunk/backend/spartan3a_dsp_kit/minsoc_defines.v<br />~ /minsoc/trunk/backend/spartan3e_starter_kit/board.h<br />~ /minsoc/trunk/backend/spartan3e_starter_kit/configure<br />~ /minsoc/trunk/backend/spartan3e_starter_kit/minsoc_defines.v<br />~ /minsoc/trunk/backend/spartan3e_starter_kit_eth/board.h<br />~ /minsoc/trunk/backend/spartan3e_starter_kit_eth/configure<br />~ /minsoc/trunk/backend/spartan3e_starter_kit_eth/minsoc_defines.v<br />~ /minsoc/trunk/backend/spartan3e_starter_kit_eth/spartan3e_starter_kit_eth.ucf<br />~ /minsoc/trunk/backend/std/board.h<br />~ /minsoc/trunk/backend/std/configure<br />~ /minsoc/trunk/backend/std/minsoc_defines.v<br />~ /minsoc/trunk/backend/ug257/board.h<br />~ /minsoc/trunk/backend/ug257/configure<br />~ /minsoc/trunk/backend/ug257/minsoc_defines.v<br />~ /minsoc/trunk/prj/src/adbg_top.prj<br />~ /minsoc/trunk/prj/src/minsoc_top.prj<br />+ /minsoc/trunk/rtl/verilog/interconnect_defines.v<br />~ /minsoc/trunk/rtl/verilog/minsoc_top.v<br />~ /minsoc/trunk/sw/drivers/can.c<br />~ /minsoc/trunk/sw/drivers/eth.c<br />~ /minsoc/trunk/sw/drivers/i2c.c<br />+ /minsoc/trunk/sw/drivers/interconnect.h<br />~ /minsoc/trunk/sw/drivers/uart.c<br />~ /minsoc/trunk/sw/drivers/uart.h<br />~ /minsoc/trunk/sw/eth/eth.c<br />~ /minsoc/trunk/sw/eth/Makefile<br />+ /minsoc/trunk/sw/jsp<br />+ /minsoc/trunk/sw/jsp/jsp.c<br />+ /minsoc/trunk/sw/jsp/Makefile<br />~ /minsoc/trunk/sw/uart/Makefile<br />~ /minsoc/trunk/sw/uart/uart.c<br />~ /minsoc/trunk/utils/setup/configure.sh<br />~ /minsoc/trunk/utils/setup/minsoc-install.sh<br /> rfajardo Thu, 05 Jan 2012 19:32:03 +0100 https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2F&rev=158 Removed obsolete file; the changes in this version have been ... https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2F&rev=157 <div><strong>Rev 157 - nyawn</strong> (1 file(s) modified)</div><div>Removed obsolete file; the changes in this version have been ...</div>- /minsoc/trunk/utils/cable_parallel.c<br /> nyawn Sat, 31 Dec 2011 00:35:25 +0100 https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2F&rev=157 Added hardware watchpoint indicators to debug unit break input, to ... https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2F&rev=156 <div><strong>Rev 156 - nyawn</strong> (1 file(s) modified)</div><div>Added hardware watchpoint indicators to debug unit break input, to ...</div>~ /minsoc/trunk/rtl/verilog/minsoc_top.v<br /> nyawn Sat, 31 Dec 2011 00:34:04 +0100 https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2F&rev=156 Decreased wait time, for faster simulations. https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2F&rev=155 <div><strong>Rev 155 - nyawn</strong> (1 file(s) modified)</div><div>Decreased wait time, for faster simulations.</div>~ /minsoc/trunk/bench/verilog/vpi/dbg_comm_vpi.v<br /> nyawn Sat, 31 Dec 2011 00:32:35 +0100 https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2F&rev=155 Modified to use the new autotools support in the advanced ... https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2F&rev=154 <div><strong>Rev 154 - nyawn</strong> (1 file(s) modified)</div><div>Modified to use the new autotools support in the advanced ...</div>~ /minsoc/trunk/utils/setup/minsoc-install.sh<br /> nyawn Sat, 31 Dec 2011 00:28:58 +0100 https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2F&rev=154 Updating installation script to download minsoc from this branche, verilator, ... https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2F&rev=153 <div><strong>Rev 153 - rfajardo</strong> (1 file(s) modified)</div><div>Updating installation script to download minsoc from this branche, verilator, ...</div>~ /minsoc/branches/verilator/utils/setup/minsoc-install.sh<br /> rfajardo Mon, 28 Nov 2011 10:57:10 +0100 https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2F&rev=153 Roll back to retrieve minsoc from branches/rc-1.0. https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2F&rev=152 <div><strong>Rev 152 - rfajardo</strong> (1 file(s) modified)</div><div>Roll back to retrieve minsoc from branches/rc-1.0.</div>~ /minsoc/branches/rc-1.0/utils/setup/minsoc-install.sh<br /> rfajardo Mon, 28 Nov 2011 10:46:00 +0100 https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2F&rev=152 Creating tag release-1.0 from revision 150 of branches/rc-1.0. https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2F&rev=151 <div><strong>Rev 151 - rfajardo</strong> (1 file(s) modified)</div><div>Creating tag release-1.0 from revision 150 of branches/rc-1.0.</div>+ /minsoc/tags/release-1.0<br /> rfajardo Mon, 28 Nov 2011 10:44:14 +0100 https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2F&rev=151 Updating installation script to retrieve minsoc from tags/release-1.0. https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2F&rev=150 <div><strong>Rev 150 - rfajardo</strong> (1 file(s) modified)</div><div>Updating installation script to retrieve minsoc from tags/release-1.0.</div>~ /minsoc/branches/rc-1.0/utils/setup/minsoc-install.sh<br /> rfajardo Mon, 28 Nov 2011 10:42:38 +0100 https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2F&rev=150 Merging differences of release candidate 1.0 revision 140:148 with trunk. https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2F&rev=149 <div><strong>Rev 149 - rfajardo</strong> (19 file(s) modified)</div><div>Merging differences of release candidate 1.0 revision 140:148 with trunk.</div>~ /minsoc/trunk<br />~ /minsoc/trunk/backend/altera_3c25_board/minsoc_bench_defines.v<br />~ /minsoc/trunk/backend/spartan3a_dsp_kit/minsoc_bench_defines.v<br />~ /minsoc/trunk/backend/spartan3e_starter_kit/minsoc_bench_defines.v<br />~ /minsoc/trunk/backend/std/minsoc_bench_defines.v<br />+ /minsoc/trunk/backend/ug257<br />/minsoc/trunk/backend/ug257/board.h<br />/minsoc/trunk/backend/ug257/configure<br />/minsoc/trunk/backend/ug257/gcc-opt.mk<br />/minsoc/trunk/backend/ug257/minsoc_bench_defines.v<br />/minsoc/trunk/backend/ug257/minsoc_defines.v<br />/minsoc/trunk/backend/ug257/orp.ld<br />/minsoc/trunk/backend/ug257/ug257.ucf<br />~ /minsoc/trunk/bench/verilog/minsoc_bench.v<br />~ /minsoc/trunk/sim/run/run_bench<br />~ /minsoc/trunk/sw/drivers/uart.c<br />~ /minsoc/trunk/sw/eth/eth.c<br />~ /minsoc/trunk/sw/uart/uart.c<br />~ /minsoc/trunk/utils/setup/minsoc-install.sh<br /> rfajardo Mon, 28 Nov 2011 10:02:52 +0100 https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2F&rev=149 Renaming minsoc_wave.lxt to minsoc_wave.lxt2 for correctness. https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2F&rev=148 <div><strong>Rev 148 - rfajardo</strong> (1 file(s) modified)</div><div>Renaming minsoc_wave.lxt to minsoc_wave.lxt2 for correctness.</div>~ /minsoc/branches/rc-1.0/bench/verilog/minsoc_bench.v<br /> rfajardo Wed, 23 Nov 2011 13:56:35 +0100 https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2F&rev=148 Updating minsoc_bench.v to correctly acquire uart data. Uart drivers: when ... https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2F&rev=147 <div><strong>Rev 147 - rfajardo</strong> (11 file(s) modified)</div><div>Updating minsoc_bench.v to correctly acquire uart data. <br /> <br /> Uart drivers: when ...</div>~ /minsoc/branches/rc-1.0/backend/altera_3c25_board/minsoc_bench_defines.v<br />~ /minsoc/branches/rc-1.0/backend/spartan3a_dsp_kit/minsoc_bench_defines.v<br />~ /minsoc/branches/rc-1.0/backend/spartan3e_starter_kit/minsoc_bench_defines.v<br />~ /minsoc/branches/rc-1.0/backend/std/minsoc_bench_defines.v<br />~ /minsoc/branches/rc-1.0/backend/ug257/minsoc_bench_defines.v<br />~ /minsoc/branches/rc-1.0/bench/verilog/minsoc_bench.v<br />~ /minsoc/branches/rc-1.0/sim/run/run_bench<br />~ /minsoc/branches/rc-1.0/sw/drivers/uart.c<br />~ /minsoc/branches/rc-1.0/sw/eth/eth.c<br />~ /minsoc/branches/rc-1.0/sw/uart/uart.c<br />~ /minsoc/branches/rc-1.0/utils/setup/minsoc-install.sh<br /> rfajardo Wed, 23 Nov 2011 12:29:02 +0100 https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2F&rev=147 Importing 'Xilinx Microblaze Dev. Kit 1600E Edition' board configuration directory. https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2F&rev=146 <div><strong>Rev 146 - ConX.</strong> (9 file(s) modified)</div><div>Importing 'Xilinx Microblaze Dev. Kit 1600E Edition' board configuration directory.</div>+ /minsoc/branches/rc-1.0/backend/ug257<br />+ /minsoc/branches/rc-1.0/backend/ug257/board.h<br />+ /minsoc/branches/rc-1.0/backend/ug257/configure<br />+ /minsoc/branches/rc-1.0/backend/ug257/gcc-opt.mk<br />+ /minsoc/branches/rc-1.0/backend/ug257/minsoc_bench_defines.v<br />+ /minsoc/branches/rc-1.0/backend/ug257/minsoc_defines.v<br />+ /minsoc/branches/rc-1.0/backend/ug257/or1200_defines.v<br />+ /minsoc/branches/rc-1.0/backend/ug257/orp.ld<br />+ /minsoc/branches/rc-1.0/backend/ug257/ug257.ucf<br /> ConX. Wed, 23 Nov 2011 06:33:07 +0100 https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2F&rev=146 minsoc_bench_core.v and minsoc_bench_clock.v left only on verilator branche. It will ... https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2F&rev=145 <div><strong>Rev 145 - rfajardo</strong> (2 file(s) modified)</div><div>minsoc_bench_core.v and minsoc_bench_clock.v left only on verilator branche. It will ...</div>- /minsoc/branches/rc-1.0/bench/verilog/minsoc_bench_clock.v<br />- /minsoc/branches/rc-1.0/bench/verilog/minsoc_bench_core.v<br /> rfajardo Tue, 22 Nov 2011 21:30:01 +0100 https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2F&rev=145 Updating configure scripts. Calling make into the right directories now. https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2F&rev=144 <div><strong>Rev 144 - rfajardo</strong> (5 file(s) modified)</div><div>Updating configure scripts. Calling make into the right directories now.</div>~ /minsoc/trunk/backend/altera_3c25_board/configure<br />~ /minsoc/trunk/backend/spartan3a_dsp_kit/configure<br />~ /minsoc/trunk/backend/spartan3e_starter_kit/configure<br />~ /minsoc/trunk/backend/spartan3e_starter_kit_eth/configure<br />~ /minsoc/trunk/backend/std/configure<br /> rfajardo Tue, 22 Nov 2011 11:03:57 +0100 https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2F&rev=144 Compiling firmwares in board configuration scripts instead of on global ... https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2F&rev=143 <div><strong>Rev 143 - rfajardo</strong> (5 file(s) modified)</div><div>Compiling firmwares in board configuration scripts instead of on global ...</div>~ /minsoc/branches/rc-1.0/backend/altera_3c25_board/configure<br />~ /minsoc/branches/rc-1.0/backend/spartan3a_dsp_kit/configure<br />~ /minsoc/branches/rc-1.0/backend/spartan3e_starter_kit/configure<br />~ /minsoc/branches/rc-1.0/backend/std/configure<br />~ /minsoc/branches/rc-1.0/utils/setup/configure.sh<br /> rfajardo Tue, 22 Nov 2011 10:59:03 +0100 https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2F&rev=143 Updating configure.sh: 1) we don't patch ... https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2F&rev=142 <div><strong>Rev 142 - rfajardo</strong> (6 file(s) modified)</div><div>Updating configure.sh: <br /> 1) we don't patch ...</div>~ /minsoc/trunk/backend/altera_3c25_board/configure<br />~ /minsoc/trunk/backend/spartan3a_dsp_kit/configure<br />~ /minsoc/trunk/backend/spartan3e_starter_kit/configure<br />~ /minsoc/trunk/backend/spartan3e_starter_kit_eth/configure<br />~ /minsoc/trunk/backend/std/configure<br />~ /minsoc/trunk/utils/setup/configure.sh<br /> rfajardo Tue, 22 Nov 2011 10:54:44 +0100 https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2F&rev=142 Merging with rc-1.0 revision 140. I doubt rc-1.0 will still ... https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2F&rev=141 <div><strong>Rev 141 - rfajardo</strong> (32 file(s) modified)</div><div>Merging with rc-1.0 revision 140. I doubt rc-1.0 will still ...</div>~ /minsoc/trunk<br />~ /minsoc/trunk/backend/altera_3c25_board/configure<br />~ /minsoc/trunk/backend/altera_3c25_board/minsoc_bench_defines.v<br />~ /minsoc/trunk/backend/spartan3a_dsp_kit/configure<br />~ /minsoc/trunk/backend/spartan3a_dsp_kit/minsoc_bench_defines.v<br />~ /minsoc/trunk/backend/spartan3e_starter_kit/configure<br />~ /minsoc/trunk/backend/spartan3e_starter_kit/minsoc_bench_defines.v<br />~ /minsoc/trunk/backend/spartan3e_starter_kit_eth/configure<br />~ /minsoc/trunk/backend/spartan3e_starter_kit_eth/minsoc_bench_defines.v<br />~ /minsoc/trunk/backend/std/configure<br />~ /minsoc/trunk/backend/std/minsoc_bench_defines.v<br />/minsoc/trunk/bench/verilog/minsoc_bench.v<br />~ /minsoc/trunk/prj/Makefile<br />- /minsoc/trunk/prj/scripts/altprj.sh<br />+ /minsoc/trunk/prj/scripts/altvhdprj.sh<br />+ /minsoc/trunk/prj/scripts/altvprj.sh<br />~ /minsoc/trunk/prj/scripts/simverilog.sh<br />~ /minsoc/trunk/prj/scripts/simvhdl.sh<br />~ /minsoc/trunk/prj/scripts/xilinxprj.sh<br />~ /minsoc/trunk/prj/src/ethmac.prj<br />~ /minsoc/trunk/sim/modelsim/compile_design.bat<br />~ /minsoc/trunk/sim/modelsim/prepare_modelsim.bat<br />~ /minsoc/trunk/sim/modelsim/run_sim.bat<br />~ /minsoc/trunk/sim/modelsim/run_sim.sh<br />~ /minsoc/trunk/sim/run/run_bench<br />~ /minsoc/trunk/sw/utils/bin2hex.c<br />~ /minsoc/trunk/syn/xilinx/setup.bat<br />~ /minsoc/trunk/utils/setup/beautify.sh<br />+ /minsoc/trunk/utils/setup/configure.sh<br />~ /minsoc/trunk/utils/setup/minsoc-install.sh<br />+ /minsoc/trunk/utils/setup/minsoc-setup.sh<br />~ /minsoc/trunk/utils/setup/required-cygwin-tools.txt<br /> rfajardo Tue, 22 Nov 2011 10:46:40 +0100 https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2F&rev=141 Including required modules for verilator simulation. https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2F&rev=140 <div><strong>Rev 140 - rfajardo</strong> (7 file(s) modified)</div><div>Including required modules for verilator simulation.</div>+ /minsoc/branches/verilator/bench/verilator<br />+ /minsoc/branches/verilator/bench/verilator/minsoc_bench_core.v<br />+ /minsoc/branches/verilator/bench/verilator/verilator_defines.v<br />~ /minsoc/branches/verilator/rtl/verilog/minsoc_top.v<br />+ /minsoc/branches/verilator/sim/verilator<br />+ /minsoc/branches/verilator/sim/verilator/generate_verilator_bench<br />+ /minsoc/branches/verilator/sim/verilator/run_verilator_bench<br /> rfajardo Tue, 22 Nov 2011 10:11:38 +0100 https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2F&rev=140 Creating a verilator branche. https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2F&rev=139 <div><strong>Rev 139 - rfajardo</strong> (1 file(s) modified)</div><div>Creating a verilator branche.</div>+ /minsoc/branches/verilator<br /> rfajardo Tue, 22 Nov 2011 10:09:55 +0100 https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2F&rev=139
© copyright 1999-2019 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.