<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head>
        <title>OpenCores</title>
    <link rel="stylesheet" type="text/css" href="https://cdn.opencores.org/compiled-d3c4fad592.css" />
    <link rel="icon" type="image/png" href="https://cdn.opencores.org/img/favicon.png" />
    <link rel="shortcut icon" type="image/png" href="https://cdn.opencores.org/img/favicon.png" />
    <link type="text/css" href="https://fonts.googleapis.com/css?family=Ubuntu:regular,bold" rel="stylesheet" />
    
    <link type="text/css" href="/websvn/templates/calm/styles.css" rel="stylesheet" media="screen" />
    <link type="text/css" href="/websvn/templates/calm/star-light/star-light.css" rel="stylesheet" media="screen" />
    <!--[if gte IE 5.5000]>
    <style type="text/css" media="screen">
        tbody tr td { padding:1px 0 }
        #wrap h2 { padding:10px 5px 0 5px; margin-bottom:-8px }
    </style>
    <![endif]-->
    <script type="text/javascript">
        function getPath(){
            return './websvn';
        }

        function checkCB(chBox) {
            count = 0
            first = null
            f = chBox.form
            for(i = 0 ; i < f.elements.length ; i++)
            if(f.elements[i].type == 'checkbox' && f.elements[i].checked) {
                if(first == null && f.elements[i] != chBox) {
                    first = f.elements[i]
                }
                count += 1
            }

            if (count > 2) {
               first.checked = false
               count -= 1
            }
        }
    </script>
    <script type="text/javascript" src="/websvn/templates/calm/collapse.js"></script>
        <meta http-equiv="Content-type" content="text/html; charset=utf-8" />
    <meta name="keywords" content="cores, VHDL, Verilog HDL, ASIC, Synthesizable, standard cell, IP, Intellectual Property, 32-bit RISC, UART, PCI, SDRAM, full custom, system on a chip, SOC, reusable, design, development, synthesis, designs, developers, C, Linux, eCos, open, free, open source cores, RTL code, system-on-a-chip, circuits, digital, GNU, GPL, core, controller, processor, system design, chip design, EDA, design methodology, design tools, ASICs, programmable logic, FPGA's, PLDs, CPLDs, verification, Synthesis, HDL, Simulation, IC design software, semiconductor design, integrated circuits, system designs, chip designs, EDAs,  design methodologies, design tool, ASIC, programmable logics, FPGA, PLD, CPLD, Synthesis,  circuit, Synopsys, system design, chip design, programmable logic, FPGA's, PLDs,  CPLDs, verification, Simulation
" />
        <script defer="defer" type="text/javascript" src="https://cdn.opencores.org/jquery-1.6.2.min.js"></script>
    <script defer="defer" type="text/javascript" src="https://cdn.opencores.org/compiled-92d7b79b19.js"></script>
        <script async type="text/javascript" src="https://pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
        <!--[if IE 6]>
    <link rel="stylesheet" type="text/css" href="https://cdn.opencores.org/ie6.css" />
    <![endif]-->
    <!--[if (IE 7)|(IE 8)]>
    <link rel="stylesheet" type="text/css" href="https://cdn.opencores.org/ie78.css" />
    <![endif]-->
    <meta http-equiv="X-UA-Compatible" content="IE=edge" />
    
    <!-- Global site tag (gtag.js) - Google Analytics -->
    <script async src="https://www.googletagmanager.com/gtag/js?id=UA-172123432-1"></script>
    <script>
        window.dataLayer = window.dataLayer || [];
        function gtag(){dataLayer.push(arguments);}
        gtag('js', new Date());
        gtag('config', 'UA-172123432-1');
    </script>
    
</head>
<body>
<div id="old-browser-warning"></div>
<div class="main">
    <div class="top">
        <a href="/"><img src="https://cdn.opencores.org/design/OpenCores.png" alt="OpenCores" width="235" height="80" /></a>
    </div>
    <div class="line">
        <div></div>
        <img src="https://cdn.opencores.org/design/corner.png" alt="" width="28" height="28" />
    </div>
    <div class="mid" id="dm">
        <div class="mainmenu" id="dml">
            <div class="menu menu-login">
        <form action="/login" method="post">
    Username:
    <input type="hidden" name="redirect" value="websvn/rss" />
    <input class="design ie6_input" name="user" type="text" />
    <br />
    Password:
    <br />
    <input class="design ie6_input" name="pass" type="password" />
    <br />
    <input class="design" name="remember" type="checkbox" />Remember me
    <br />
    <input class="design" type="submit" value="Login" />
    </form>
    <form action="/signup" method="post">
    <input class="design" type="submit" value="Register" />
    </form>
    </div>

<div class="menu">
    <h2> Browse </h2>
    <ul>
    <li><a href="/projects">Projects</a></li>
    <li><a href="/forum">Forums</a></li>
    <li><a href="#about" onclick="return !toggle(this);">About</a>
        <ul style="display: none;">
        <li><a href="/about/mission">Mission</a></li>
        <li><a href="/about/logos">Logos</a></li>
        <li><a href="/about/community">Community</a></li>
        <li><a href="/about/statistics">Statistics</a></li>
        </ul>
    </li>
    <li><a href="#howto" onclick="return !toggle(this);">HowTo/FAQ</a>
        <ul style="display: none;">
        <li><a href="/howto/faq">FAQ</a></li>
        <li><a href="/howto/project">Project</a></li>
        <li><a href="/howto/svn">SVN</a></li>
        <li><a href="/howto/wishbone">WISHBONE</a></li>
        <li><a href="/howto/eda">EDA Tools</a></li>
        </ul>
    </li>
    <li><a href="#media" onclick="return !toggle(this);">Media</a>
        <ul style="display: none;">
        <li><a href="/news">News</a></li>
        <li><a href="/articles">Articles</a></li>
        <li><a href="/newsletters">Newsletter</a></li>
        </ul>
    </li>
    <li><a href="/licensing">Licensing</a></li>
    <li><a href="#commerce" onclick="return !toggle(this);">Commerce</a>
        <ul style="display: none;">
        <li><a href="/shop/items">Shop</a></li>
        <li><a href="/commerce/advertise">Advertise</a></li>
        <li><a href="/commerce/jobs">Jobs</a></li>
        </ul>
    </li>
    <li><a href="/partners">Partners</a></li>
    <li><a href="/maintainers/oliscience">Maintainers</a></li>
    <li><a href="/contact">Contact us</a></li>
    </ul>
</div>



<div class="pad_leftside" style="border:0px">
    <ins
        class="adsbygoogle"
        style="display:inline-block;width:125px;height:125px"
        data-ad-client="ca-pub-8561717607970465"
        data-ad-slot="8586056206"></ins>
    <script type="text/javascript">(adsbygoogle = window.adsbygoogle || []).push({});</script>
</div>


<div class="menu menu-tools">
    <h2> Tools </h2>
    <form action="//www.google.com/cse" id="cse-search-box">
    <div>
        <input type="hidden" name="cx" value="012935124227736198121:b6s3cwd8ada" />
        <input type="hidden" name="ie" value="UTF-8" />
        <input type="text" name="q" size="12" />
        <input type="submit" name="sa" value="Search" />
    </div>
    </form>
</div>
        </div>
        <div class="content" id="dmc">
                        
            <div class="banner" style="padding: 6px 0px; width: 1020px; overflow: visible;">
                <ins
                    class="adsbygoogle"
                    style="display:inline-block;width:468px;height:60px"
                    data-ad-client="ca-pub-8561717607970465"
                    data-ad-slot="8506821698"></ins>
                <script type="text/javascript">(adsbygoogle = window.adsbygoogle || []).push({});</script>
                <ins
                    class="adsbygoogle"
                    style="display:inline-block;width:468px;height:60px"
                    data-ad-client="ca-pub-8561717607970465"
                    data-ad-slot="8506821698"></ins>
                <script type="text/javascript">(adsbygoogle = window.adsbygoogle || []).push({});</script>
            </div>
            
            
                        <div style="display: flex;">
                <button onclick="location.href='/projects/minsoc'">Back to project</button>
                <div style="display: flex; align-items: center; border: 1px solid black; border-radius: 4px; padding: 0 4px; margin-left: 12px;">
                    <strong style="padding-right: 4px;">URL</strong>
                    https://opencores.org/ocsvn/minsoc/minsoc/trunk
                </div>
            </div>
            
            <br /><b>Error creating feed file, please check write permissions.</b><br /><?xml version="1.0" encoding="ISO-8859-1"?>
<!-- generator="FeedCreator 1.7.2" -->
<rss version="2.0">
    <channel>
        <title>minsoc</title>
        <description>WebSVN RSS feed - minsoc</description>
        <link>https://opencores.org/websvn//websvn/listing?repname=minsoc&amp;path=%2Fminsoc%2F&amp;</link>
        <lastBuildDate>Fri, 06 Mar 2026 20:13:18 +0100</lastBuildDate>
        <generator>FeedCreator 1.7.2</generator>
        <item>
            <title>Files missing in the last commit. 
backend/std/configure
sw: eth, uart and ...</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2F&amp;rev=65</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 65 - rfajardo&lt;/strong&gt; (4 file(s) modified)&lt;/div&gt;&lt;div&gt;Files missing in the last commit. &lt;br /&gt;
backend/std/configure&lt;br /&gt;
sw: eth, uart and ...&lt;/div&gt;+ /minsoc/trunk/backend/std/configure&lt;br /&gt;+ /minsoc/trunk/sw/drivers/Makefile&lt;br /&gt;+ /minsoc/trunk/sw/eth/Makefile&lt;br /&gt;+ /minsoc/trunk/sw/uart/Makefile&lt;br /&gt;</description>
            <author>rfajardo</author>
            <pubDate>Tue, 03 May 2011 12:36:44 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2F&amp;rev=65</guid>
        </item>
        <item>
            <title>firmware makefiles:
    -every firmware makefile has now ...</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2F&amp;rev=64</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 64 - rfajardo&lt;/strong&gt; (61 file(s) modified)&lt;/div&gt;&lt;div&gt;firmware makefiles:&lt;br /&gt;
    -every firmware makefile has now ...&lt;/div&gt;+ /minsoc/trunk/backend/ml509&lt;br /&gt;- /minsoc/trunk/backend/ml509.ucf&lt;br /&gt;+ /minsoc/trunk/backend/ml509/ml509.ucf&lt;br /&gt;+ /minsoc/trunk/backend/spartan3a_dsp_kit&lt;br /&gt;- /minsoc/trunk/backend/spartan3a_dsp_kit.ucf&lt;br /&gt;+ /minsoc/trunk/backend/spartan3a_dsp_kit/board.h&lt;br /&gt;+ /minsoc/trunk/backend/spartan3a_dsp_kit/configure&lt;br /&gt;+ /minsoc/trunk/backend/spartan3a_dsp_kit/minsoc_defines.v&lt;br /&gt;+ /minsoc/trunk/backend/spartan3a_dsp_kit/orp.ld&lt;br /&gt;+ /minsoc/trunk/backend/spartan3a_dsp_kit/spartan3a_dsp_kit.ucf&lt;br /&gt;+ /minsoc/trunk/backend/spartan3e_starter_kit&lt;br /&gt;- /minsoc/trunk/backend/spartan3e_starter_kit.ucf&lt;br /&gt;+ /minsoc/trunk/backend/spartan3e_starter_kit/board.h&lt;br /&gt;+ /minsoc/trunk/backend/spartan3e_starter_kit/configure&lt;br /&gt;+ /minsoc/trunk/backend/spartan3e_starter_kit/minsoc_defines.v&lt;br /&gt;+ /minsoc/trunk/backend/spartan3e_starter_kit/orp.ld&lt;br /&gt;+ /minsoc/trunk/backend/spartan3e_starter_kit/spartan3e_starter_kit.ucf&lt;br /&gt;+ /minsoc/trunk/backend/std&lt;br /&gt;+ /minsoc/trunk/backend/std/board.h&lt;br /&gt;+ /minsoc/trunk/backend/std/minsoc_defines.v&lt;br /&gt;+ /minsoc/trunk/backend/std/orp.ld&lt;br /&gt;~ /minsoc/trunk/bench/verilog/minsoc_bench_defines.v&lt;br /&gt;- /minsoc/trunk/rtl/verilog/minsoc_defines.v&lt;br /&gt;~ /minsoc/trunk/sim/bin/minsoc_verilog_files.txt&lt;br /&gt;~ /minsoc/trunk/sw/drivers/can.c&lt;br /&gt;+ /minsoc/trunk/sw/drivers/common.mk&lt;br /&gt;~ /minsoc/trunk/sw/drivers/eth.c&lt;br /&gt;~ /minsoc/trunk/sw/drivers/i2c.c&lt;br /&gt;- /minsoc/trunk/sw/drivers/Makefile&lt;br /&gt;~ /minsoc/trunk/sw/drivers/uart.c&lt;br /&gt;+ /minsoc/trunk/sw/eth/common.mk&lt;br /&gt;~ /minsoc/trunk/sw/eth/eth.c&lt;br /&gt;- /minsoc/trunk/sw/eth/Makefile&lt;br /&gt;- /minsoc/trunk/sw/support/board.h&lt;br /&gt;+ /minsoc/trunk/sw/support/common.mk&lt;br /&gt;/minsoc/trunk/sw/support/Makefile&lt;br /&gt;~ /minsoc/trunk/sw/support/Makefile.inc&lt;br /&gt;- /minsoc/trunk/sw/support/orp.ld&lt;br /&gt;~ /minsoc/trunk/sw/support/reset.S&lt;br /&gt;~ /minsoc/trunk/sw/support/tick.c&lt;br /&gt;+ /minsoc/trunk/sw/uart/common.mk&lt;br /&gt;- /minsoc/trunk/sw/uart/Makefile&lt;br /&gt;~ /minsoc/trunk/sw/uart/uart.c&lt;br /&gt;- /minsoc/trunk/syn/blackboxes/OR1K_startup_generic.v&lt;br /&gt;- /minsoc/trunk/syn/buildSupport/adbg_top.xst&lt;br /&gt;- /minsoc/trunk/syn/buildSupport/eth_top.xst&lt;br /&gt;- /minsoc/trunk/syn/buildSupport/minsoc_startup_top.prj&lt;br /&gt;- /minsoc/trunk/syn/buildSupport/minsoc_startup_top.xst&lt;br /&gt;~ /minsoc/trunk/syn/buildSupport/minsoc_top.prj&lt;br /&gt;- /minsoc/trunk/syn/buildSupport/minsoc_top.xst&lt;br /&gt;- /minsoc/trunk/syn/buildSupport/or1200_top.xst&lt;br /&gt;- /minsoc/trunk/syn/buildSupport/uart_top.xst&lt;br /&gt;- /minsoc/trunk/syn/Makefile&lt;br /&gt;+ /minsoc/trunk/syn/src&lt;br /&gt;+ /minsoc/trunk/syn/src/adbg_top.xst&lt;br /&gt;+ /minsoc/trunk/syn/src/eth_top.xst&lt;br /&gt;+ /minsoc/trunk/syn/src/Makefile&lt;br /&gt;+ /minsoc/trunk/syn/src/minsoc_top.xst&lt;br /&gt;+ /minsoc/trunk/syn/src/or1200_top.xst&lt;br /&gt;+ /minsoc/trunk/syn/src/uart_top.xst&lt;br /&gt;- /minsoc/trunk/utils/contributions/.directory&lt;br /&gt;</description>
            <author>rfajardo</author>
            <pubDate>Tue, 03 May 2011 11:01:33 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2F&amp;rev=64</guid>
        </item>
        <item>
            <title>Adding a functional synthesis Makefile system. Still needs a reviews ...</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2F&amp;rev=63</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 63 - rfajardo&lt;/strong&gt; (26 file(s) modified)&lt;/div&gt;&lt;div&gt;Adding a functional synthesis Makefile system. Still needs a reviews ...&lt;/div&gt;~ /minsoc/trunk/backend/spartan3a_dsp_kit.ucf&lt;br /&gt;~ /minsoc/trunk/rtl/verilog/altera_pll.v&lt;br /&gt;~ /minsoc/trunk/rtl/verilog/minsoc_defines.v&lt;br /&gt;+ /minsoc/trunk/syn&lt;br /&gt;+ /minsoc/trunk/syn/blackboxes&lt;br /&gt;+ /minsoc/trunk/syn/blackboxes/adbg_top.v&lt;br /&gt;+ /minsoc/trunk/syn/blackboxes/eth_top.v&lt;br /&gt;+ /minsoc/trunk/syn/blackboxes/OR1K_startup_generic.v&lt;br /&gt;+ /minsoc/trunk/syn/blackboxes/or1200_top.v&lt;br /&gt;+ /minsoc/trunk/syn/blackboxes/uart_top.v&lt;br /&gt;+ /minsoc/trunk/syn/buildSupport&lt;br /&gt;+ /minsoc/trunk/syn/buildSupport/adbg_top.prj&lt;br /&gt;+ /minsoc/trunk/syn/buildSupport/adbg_top.xst&lt;br /&gt;+ /minsoc/trunk/syn/buildSupport/eth_top.prj&lt;br /&gt;+ /minsoc/trunk/syn/buildSupport/eth_top.xst&lt;br /&gt;+ /minsoc/trunk/syn/buildSupport/minsoc_startup_top.prj&lt;br /&gt;+ /minsoc/trunk/syn/buildSupport/minsoc_startup_top.xst&lt;br /&gt;+ /minsoc/trunk/syn/buildSupport/minsoc_top.prj&lt;br /&gt;+ /minsoc/trunk/syn/buildSupport/minsoc_top.xst&lt;br /&gt;+ /minsoc/trunk/syn/buildSupport/or1200_top.prj&lt;br /&gt;+ /minsoc/trunk/syn/buildSupport/or1200_top.xst&lt;br /&gt;+ /minsoc/trunk/syn/buildSupport/uart_top.prj&lt;br /&gt;+ /minsoc/trunk/syn/buildSupport/uart_top.xst&lt;br /&gt;+ /minsoc/trunk/syn/doc&lt;br /&gt;+ /minsoc/trunk/syn/doc/guideTop.pdf&lt;br /&gt;+ /minsoc/trunk/syn/Makefile&lt;br /&gt;</description>
            <author>rfajardo</author>
            <pubDate>Fri, 29 Apr 2011 17:26:11 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2F&amp;rev=63</guid>
        </item>
        <item>
            <title>Wrapping different family modules of same manufacturer in a single ...</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2F&amp;rev=62</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 62 - rfajardo&lt;/strong&gt; (4 file(s) modified)&lt;/div&gt;&lt;div&gt;Wrapping different family modules of same manufacturer in a single ...&lt;/div&gt;+ /minsoc/trunk/rtl/verilog/altera_pll.v&lt;br /&gt;~ /minsoc/trunk/rtl/verilog/minsoc_clock_manager.v&lt;br /&gt;- /minsoc/trunk/rtl/verilog/minsoc_pll.v&lt;br /&gt;+ /minsoc/trunk/rtl/verilog/xilinx_dcm.v&lt;br /&gt;</description>
            <author>rfajardo</author>
            <pubDate>Fri, 29 Apr 2011 10:32:37 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2F&amp;rev=62</guid>
        </item>
        <item>
            <title>Removing supposely defined external function, which don't exist anymore.</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2F&amp;rev=61</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 61 - rfajardo&lt;/strong&gt; (1 file(s) modified)&lt;/div&gt;&lt;div&gt;Removing supposely defined external function, which don't exist anymore.&lt;/div&gt;~ /minsoc/trunk/sw/support/support.h&lt;br /&gt;</description>
            <author>rfajardo</author>
            <pubDate>Fri, 29 Apr 2011 09:45:17 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2F&amp;rev=61</guid>
        </item>
        <item>
            <title>Selection of memory model or implementation memory is now made ...</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2F&amp;rev=60</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 60 - rfajardo&lt;/strong&gt; (8 file(s) modified)&lt;/div&gt;&lt;div&gt;Selection of memory model or implementation memory is now made ...&lt;/div&gt;~ /minsoc/trunk/bench/verilog/minsoc_bench.v&lt;br /&gt;~ /minsoc/trunk/bench/verilog/minsoc_bench_defines.v&lt;br /&gt;~ /minsoc/trunk/bench/verilog/minsoc_memory_model.v&lt;br /&gt;~ /minsoc/trunk/rtl/verilog/minsoc_top.v&lt;br /&gt;- /minsoc/trunk/sim/bin/minsoc_memory.txt&lt;br /&gt;- /minsoc/trunk/sim/bin/minsoc_model.txt&lt;br /&gt;+ /minsoc/trunk/sim/bin/minsoc_verilog_files.txt&lt;br /&gt;~ /minsoc/trunk/sim/run/generate_bench&lt;br /&gt;</description>
            <author>rfajardo</author>
            <pubDate>Thu, 28 Apr 2011 22:44:09 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2F&amp;rev=60</guid>
        </item>
        <item>
            <title>undefinition of NEGATIVE_RESET on minsoc_bench_defines.v cannot affect other inclusions of ...</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2F&amp;rev=59</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 59 - rfajardo&lt;/strong&gt; (2 file(s) modified)&lt;/div&gt;&lt;div&gt;undefinition of NEGATIVE_RESET on minsoc_bench_defines.v cannot affect other inclusions of ...&lt;/div&gt;~ /minsoc/trunk/bench/verilog/minsoc_bench.v&lt;br /&gt;~ /minsoc/trunk/bench/verilog/minsoc_bench_defines.v&lt;br /&gt;</description>
            <author>rfajardo</author>
            <pubDate>Thu, 28 Apr 2011 21:59:30 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2F&amp;rev=59</guid>
        </item>
        <item>
            <title>Standard definitions depended on implementation order. Now, this should be ...</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2F&amp;rev=58</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 58 - rfajardo&lt;/strong&gt; (2 file(s) modified)&lt;/div&gt;&lt;div&gt;Standard definitions depended on implementation order. Now, this should be ...&lt;/div&gt;~ /minsoc/trunk/bench/verilog/minsoc_bench_defines.v&lt;br /&gt;~ /minsoc/trunk/rtl/verilog/minsoc_defines.v&lt;br /&gt;</description>
            <author>rfajardo</author>
            <pubDate>Thu, 28 Apr 2011 21:50:11 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2F&amp;rev=58</guid>
        </item>
        <item>
            <title>If a FPGA manufacturer is selected, the FPGA families of ...</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2F&amp;rev=57</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 57 - rfajardo&lt;/strong&gt; (1 file(s) modified)&lt;/div&gt;&lt;div&gt;If a FPGA manufacturer is selected, the FPGA families of ...&lt;/div&gt;~ /minsoc/trunk/rtl/verilog/minsoc_defines.v&lt;br /&gt;</description>
            <author>rfajardo</author>
            <pubDate>Thu, 28 Apr 2011 21:27:09 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2F&amp;rev=57</guid>
        </item>
        <item>
            <title>Macros for all Altera family devices and pll instantiation</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2F&amp;rev=56</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 56 - javieralso&lt;/strong&gt; (4 file(s) modified)&lt;/div&gt;&lt;div&gt;Macros for all Altera family devices and pll instantiation&lt;/div&gt;~ /minsoc/trunk/rtl/verilog/minsoc_clock_manager.v&lt;br /&gt;~ /minsoc/trunk/rtl/verilog/minsoc_defines.v&lt;br /&gt;~ /minsoc/trunk/rtl/verilog/minsoc_pll.v&lt;br /&gt;~ /minsoc/trunk/rtl/verilog/minsoc_top.v&lt;br /&gt;</description>
            <author>javieralso</author>
            <pubDate>Thu, 21 Apr 2011 22:40:38 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2F&amp;rev=56</guid>
        </item>
        <item>
            <title>Adjusting Makefiles to compile correctly with new firmware updates. 

1) ...</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2F&amp;rev=55</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 55 - rfajardo&lt;/strong&gt; (4 file(s) modified)&lt;/div&gt;&lt;div&gt;Adjusting Makefiles to compile correctly with new firmware updates. &lt;br /&gt;
&lt;br /&gt;
1) ...&lt;/div&gt;~ /minsoc/trunk/sw/eth/Makefile&lt;br /&gt;~ /minsoc/trunk/sw/support/int.c&lt;br /&gt;~ /minsoc/trunk/sw/support/Makefile&lt;br /&gt;~ /minsoc/trunk/sw/uart/Makefile&lt;br /&gt;</description>
            <author>rfajardo</author>
            <pubDate>Wed, 20 Apr 2011 14:12:19 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2F&amp;rev=55</guid>
        </item>
        <item>
            <title>Moving spr_defs.h to or1200.h</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2F&amp;rev=54</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 54 - ConX.&lt;/strong&gt; (2 file(s) modified)&lt;/div&gt;&lt;div&gt;Moving spr_defs.h to or1200.h&lt;/div&gt;+ /minsoc/trunk/sw/support/or1200.h&lt;br /&gt;- /minsoc/trunk/sw/support/spr_defs.h&lt;br /&gt;</description>
            <author>ConX.</author>
            <pubDate>Wed, 20 Apr 2011 12:35:13 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2F&amp;rev=54</guid>
        </item>
        <item>
            <title>Indentation, deleting redundant files and adding externals</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2F&amp;rev=53</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 53 - ConX.&lt;/strong&gt; (29 file(s) modified)&lt;/div&gt;&lt;div&gt;Indentation, deleting redundant files and adding externals&lt;/div&gt;~ /minsoc/trunk/rtl/verilog&lt;br /&gt;~ /minsoc/trunk/sw/drivers/can.c&lt;br /&gt;~ /minsoc/trunk/sw/drivers/can.h&lt;br /&gt;~ /minsoc/trunk/sw/drivers/eth.c&lt;br /&gt;~ /minsoc/trunk/sw/drivers/eth.h&lt;br /&gt;~ /minsoc/trunk/sw/drivers/i2c.c&lt;br /&gt;~ /minsoc/trunk/sw/drivers/i2c.h&lt;br /&gt;~ /minsoc/trunk/sw/drivers/interrupts.c&lt;br /&gt;~ /minsoc/trunk/sw/drivers/Makefile&lt;br /&gt;- /minsoc/trunk/sw/drivers/tick.c&lt;br /&gt;- /minsoc/trunk/sw/drivers/tick.h&lt;br /&gt;~ /minsoc/trunk/sw/drivers/uart.c&lt;br /&gt;~ /minsoc/trunk/sw/drivers/uart.h&lt;br /&gt;~ /minsoc/trunk/sw/eth/eth.c&lt;br /&gt;~ /minsoc/trunk/sw/support/board.h&lt;br /&gt;~ /minsoc/trunk/sw/support/except.S&lt;br /&gt;~ /minsoc/trunk/sw/support/int.c&lt;br /&gt;~ /minsoc/trunk/sw/support/int.h&lt;br /&gt;~ /minsoc/trunk/sw/support/Makefile&lt;br /&gt;~ /minsoc/trunk/sw/support/reset.S&lt;br /&gt;~ /minsoc/trunk/sw/support/support.c&lt;br /&gt;~ /minsoc/trunk/sw/support/support.h&lt;br /&gt;+ /minsoc/trunk/sw/support/tick.c&lt;br /&gt;+ /minsoc/trunk/sw/support/tick.h&lt;br /&gt;- /minsoc/trunk/sw/support/uart.c&lt;br /&gt;- /minsoc/trunk/sw/support/uart.h&lt;br /&gt;- /minsoc/trunk/sw/support/vfnprintf.c&lt;br /&gt;- /minsoc/trunk/sw/support/vfnprintf.h&lt;br /&gt;~ /minsoc/trunk/sw/uart/uart.c&lt;br /&gt;</description>
            <author>ConX.</author>
            <pubDate>Wed, 20 Apr 2011 11:16:36 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2F&amp;rev=53</guid>
        </item>
        <item>
            <title>Altera ALTPLL Megafunction Instantiation</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2F&amp;rev=52</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 52 - javieralso&lt;/strong&gt; (4 file(s) modified)&lt;/div&gt;&lt;div&gt;Altera ALTPLL Megafunction Instantiation&lt;/div&gt;~ /minsoc/trunk/rtl/verilog/minsoc_clock_manager.v&lt;br /&gt;~ /minsoc/trunk/rtl/verilog/minsoc_defines.v&lt;br /&gt;+ /minsoc/trunk/rtl/verilog/minsoc_pll.v&lt;br /&gt;~ /minsoc/trunk/rtl/verilog/minsoc_top.v&lt;br /&gt;</description>
            <author>javieralso</author>
            <pubDate>Mon, 11 Apr 2011 21:03:29 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2F&amp;rev=52</guid>
        </item>
        <item>
            <title>sw/support/uart.c: Changing the order of writes to the Divisor Latch ...</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2F&amp;rev=51</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 51 - rfajardo&lt;/strong&gt; (1 file(s) modified)&lt;/div&gt;&lt;div&gt;sw/support/uart.c: Changing the order of writes to the Divisor Latch ...&lt;/div&gt;~ /minsoc/trunk/sw/support/uart.c&lt;br /&gt;</description>
            <author>rfajardo</author>
            <pubDate>Tue, 05 Apr 2011 08:27:06 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2F&amp;rev=51</guid>
        </item>
        <item>
            <title>Removing unused firmware files, respective to or1ksim actually.

Removing the inclusion ...</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2F&amp;rev=50</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 50 - rfajardo&lt;/strong&gt; (4 file(s) modified)&lt;/div&gt;&lt;div&gt;Removing unused firmware files, respective to or1ksim actually.&lt;br /&gt;
&lt;br /&gt;
Removing the inclusion ...&lt;/div&gt;~ /minsoc/trunk/sw/support/except.S&lt;br /&gt;- /minsoc/trunk/sw/support/mc.h&lt;br /&gt;- /minsoc/trunk/sw/support/orp.cfg&lt;br /&gt;~ /minsoc/trunk/sw/support/reset.S&lt;br /&gt;</description>
            <author>rfajardo</author>
            <pubDate>Thu, 24 Mar 2011 11:56:19 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2F&amp;rev=50</guid>
        </item>
        <item>
            <title>Language correction for README.txt.</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2F&amp;rev=49</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 49 - rfajardo&lt;/strong&gt; (1 file(s) modified)&lt;/div&gt;&lt;div&gt;Language correction for README.txt.&lt;/div&gt;~ /minsoc/trunk/doc/README.txt&lt;br /&gt;</description>
            <author>rfajardo</author>
            <pubDate>Tue, 22 Mar 2011 14:18:47 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2F&amp;rev=49</guid>
        </item>
        <item>
            <title>Clear some old docs that are already ported to MinSOC's ...</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2F&amp;rev=48</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 48 - ConX.&lt;/strong&gt; (12 file(s) modified)&lt;/div&gt;&lt;div&gt;Clear some old docs that are already ported to MinSOC's ...&lt;/div&gt;- /minsoc/trunk/doc/FAQ.pdf&lt;br /&gt;- /minsoc/trunk/doc/HOWTO.pdf&lt;br /&gt;- /minsoc/trunk/doc/INSTALL.pdf&lt;br /&gt;~ /minsoc/trunk/doc/README.txt&lt;br /&gt;- /minsoc/trunk/doc/src/FAQ.odt&lt;br /&gt;- /minsoc/trunk/doc/src/HOWTO.odt&lt;br /&gt;- /minsoc/trunk/doc/src/INSTALL.odt&lt;br /&gt;- /minsoc/trunk/doc/src/status_progress.odt&lt;br /&gt;- /minsoc/trunk/doc/src/synthesis_examples.odt&lt;br /&gt;- /minsoc/trunk/doc/status_progress.pdf&lt;br /&gt;- /minsoc/trunk/doc/synthesis_examples.pdf&lt;br /&gt;- /minsoc/trunk/doc/THESIS.txt&lt;br /&gt;</description>
            <author>ConX.</author>
            <pubDate>Tue, 22 Mar 2011 13:11:55 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2F&amp;rev=48</guid>
        </item>
        <item>
            <title>Firmware updated to work with gcc-4.5. It is actually working ...</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2F&amp;rev=47</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 47 - rfajardo&lt;/strong&gt; (3 file(s) modified)&lt;/div&gt;&lt;div&gt;Firmware updated to work with gcc-4.5. It is actually working ...&lt;/div&gt;~ /minsoc/trunk/sw/support/except.S&lt;br /&gt;~ /minsoc/trunk/sw/support/reset.S&lt;br /&gt;- /minsoc/trunk/utils/contributions/assembly_new_toolchain&lt;br /&gt;</description>
            <author>rfajardo</author>
            <pubDate>Mon, 21 Mar 2011 14:48:41 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2F&amp;rev=47</guid>
        </item>
        <item>
            <title>Including an explanation of what has to be updated on ...</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2F&amp;rev=46</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 46 - rfajardo&lt;/strong&gt; (1 file(s) modified)&lt;/div&gt;&lt;div&gt;Including an explanation of what has to be updated on ...&lt;/div&gt;+ /minsoc/trunk/utils/contributions/gpio/todo.txt&lt;br /&gt;</description>
            <author>rfajardo</author>
            <pubDate>Mon, 21 Mar 2011 10:12:12 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2F&amp;rev=46</guid>
        </item>
    </channel>
</rss>

        </div>

                
        <div style="clear: both; margin-left: 200px;">
            <ins
                class="adsbygoogle"
                style="display:inline-block;width:728px;height:90px"
                data-ad-client="ca-pub-8561717607970465"
                data-ad-slot="4128044249"></ins>
            <script type="text/javascript">(adsbygoogle = window.adsbygoogle || []).push({});</script>
        </div>
        
            </div>
    <div class="bot">
        &copy; copyright 1999-2026
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores&reg;, registered trademark.
    </div>
</div>

<!-- Old browser warning -->
<script type="text/javascript">
  if (!('borderImage' in document.createElement('div').style)) {
    var div = document.getElementById('old-browser-warning')
    div.innerHTML = '<b>Your browser is out-of-date!</b>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Update your browser to view this website correctly.'
    div.setAttribute('style', 'background-color: red; border-bottom: 2px solid black; margin: 0 -12px 12px -12px; padding: 12px; text-align: center;')
  }
</script>
<!-- /Old browser warning -->
<!-- Google search -->
<script type="text/javascript" src="//www.google.com/jsapi"></script>
<script type="text/javascript">google.load("elements", "1", {packages: "transliteration"});</script>
<script type="text/javascript" src="//www.google.com/coop/cse/t13n?form=cse-search-box&amp;t13n_langs=en"></script>
<script type="text/javascript" src="//www.google.com/coop/cse/brand?form=cse-search-box&amp;lang=en"></script>
<!-- /Google search -->

</body>
</html>