URL
https://opencores.org/ocsvn/minsoc/minsoc/trunk
Error creating feed file, please check write permissions.
minsoc
WebSVN RSS feed - minsoc
https://opencores.org/websvn//websvn/listing?repname=minsoc&path=%2Fminsoc%2Fbranches%2F&
Tue, 19 Mar 2024 09:21:18 +0100
FeedCreator 1.7.2
-
Updating installation script to download minsoc from this branche, verilator, ...
https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Fbranches%2F&rev=153
<div><strong>Rev 153 - rfajardo</strong> (1 file(s) modified)</div><div>Updating installation script to download minsoc from this branche, verilator, ...</div>~ /minsoc/branches/verilator/utils/setup/minsoc-install.sh<br />
rfajardo
Mon, 28 Nov 2011 10:57:10 +0100
https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Fbranches%2F&rev=153
-
Roll back to retrieve minsoc from branches/rc-1.0.
https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Fbranches%2F&rev=152
<div><strong>Rev 152 - rfajardo</strong> (1 file(s) modified)</div><div>Roll back to retrieve minsoc from branches/rc-1.0.</div>~ /minsoc/branches/rc-1.0/utils/setup/minsoc-install.sh<br />
rfajardo
Mon, 28 Nov 2011 10:46:00 +0100
https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Fbranches%2F&rev=152
-
Updating installation script to retrieve minsoc from tags/release-1.0.
https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Fbranches%2F&rev=150
<div><strong>Rev 150 - rfajardo</strong> (1 file(s) modified)</div><div>Updating installation script to retrieve minsoc from tags/release-1.0.</div>~ /minsoc/branches/rc-1.0/utils/setup/minsoc-install.sh<br />
rfajardo
Mon, 28 Nov 2011 10:42:38 +0100
https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Fbranches%2F&rev=150
-
Renaming minsoc_wave.lxt to minsoc_wave.lxt2 for correctness.
https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Fbranches%2F&rev=148
<div><strong>Rev 148 - rfajardo</strong> (1 file(s) modified)</div><div>Renaming minsoc_wave.lxt to minsoc_wave.lxt2 for correctness.</div>~ /minsoc/branches/rc-1.0/bench/verilog/minsoc_bench.v<br />
rfajardo
Wed, 23 Nov 2011 13:56:35 +0100
https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Fbranches%2F&rev=148
-
Updating minsoc_bench.v to correctly acquire uart data.
Uart drivers: when ...
https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Fbranches%2F&rev=147
<div><strong>Rev 147 - rfajardo</strong> (11 file(s) modified)</div><div>Updating minsoc_bench.v to correctly acquire uart data. <br />
<br />
Uart drivers: when ...</div>~ /minsoc/branches/rc-1.0/backend/altera_3c25_board/minsoc_bench_defines.v<br />~ /minsoc/branches/rc-1.0/backend/spartan3a_dsp_kit/minsoc_bench_defines.v<br />~ /minsoc/branches/rc-1.0/backend/spartan3e_starter_kit/minsoc_bench_defines.v<br />~ /minsoc/branches/rc-1.0/backend/std/minsoc_bench_defines.v<br />~ /minsoc/branches/rc-1.0/backend/ug257/minsoc_bench_defines.v<br />~ /minsoc/branches/rc-1.0/bench/verilog/minsoc_bench.v<br />~ /minsoc/branches/rc-1.0/sim/run/run_bench<br />~ /minsoc/branches/rc-1.0/sw/drivers/uart.c<br />~ /minsoc/branches/rc-1.0/sw/eth/eth.c<br />~ /minsoc/branches/rc-1.0/sw/uart/uart.c<br />~ /minsoc/branches/rc-1.0/utils/setup/minsoc-install.sh<br />
rfajardo
Wed, 23 Nov 2011 12:29:02 +0100
https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Fbranches%2F&rev=147
-
Importing 'Xilinx Microblaze Dev. Kit 1600E Edition' board configuration directory.
https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Fbranches%2F&rev=146
<div><strong>Rev 146 - ConX.</strong> (9 file(s) modified)</div><div>Importing 'Xilinx Microblaze Dev. Kit 1600E Edition' board configuration directory.</div>+ /minsoc/branches/rc-1.0/backend/ug257<br />+ /minsoc/branches/rc-1.0/backend/ug257/board.h<br />+ /minsoc/branches/rc-1.0/backend/ug257/configure<br />+ /minsoc/branches/rc-1.0/backend/ug257/gcc-opt.mk<br />+ /minsoc/branches/rc-1.0/backend/ug257/minsoc_bench_defines.v<br />+ /minsoc/branches/rc-1.0/backend/ug257/minsoc_defines.v<br />+ /minsoc/branches/rc-1.0/backend/ug257/or1200_defines.v<br />+ /minsoc/branches/rc-1.0/backend/ug257/orp.ld<br />+ /minsoc/branches/rc-1.0/backend/ug257/ug257.ucf<br />
ConX.
Wed, 23 Nov 2011 06:33:07 +0100
https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Fbranches%2F&rev=146
-
minsoc_bench_core.v and minsoc_bench_clock.v left only on verilator branche. It will ...
https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Fbranches%2F&rev=145
<div><strong>Rev 145 - rfajardo</strong> (2 file(s) modified)</div><div>minsoc_bench_core.v and minsoc_bench_clock.v left only on verilator branche. It will ...</div>- /minsoc/branches/rc-1.0/bench/verilog/minsoc_bench_clock.v<br />- /minsoc/branches/rc-1.0/bench/verilog/minsoc_bench_core.v<br />
rfajardo
Tue, 22 Nov 2011 21:30:01 +0100
https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Fbranches%2F&rev=145
-
Compiling firmwares in board configuration scripts instead of on global ...
https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Fbranches%2F&rev=143
<div><strong>Rev 143 - rfajardo</strong> (5 file(s) modified)</div><div>Compiling firmwares in board configuration scripts instead of on global ...</div>~ /minsoc/branches/rc-1.0/backend/altera_3c25_board/configure<br />~ /minsoc/branches/rc-1.0/backend/spartan3a_dsp_kit/configure<br />~ /minsoc/branches/rc-1.0/backend/spartan3e_starter_kit/configure<br />~ /minsoc/branches/rc-1.0/backend/std/configure<br />~ /minsoc/branches/rc-1.0/utils/setup/configure.sh<br />
rfajardo
Tue, 22 Nov 2011 10:59:03 +0100
https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Fbranches%2F&rev=143
-
Including required modules for verilator simulation.
https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Fbranches%2F&rev=140
<div><strong>Rev 140 - rfajardo</strong> (7 file(s) modified)</div><div>Including required modules for verilator simulation.</div>+ /minsoc/branches/verilator/bench/verilator<br />+ /minsoc/branches/verilator/bench/verilator/minsoc_bench_core.v<br />+ /minsoc/branches/verilator/bench/verilator/verilator_defines.v<br />~ /minsoc/branches/verilator/rtl/verilog/minsoc_top.v<br />+ /minsoc/branches/verilator/sim/verilator<br />+ /minsoc/branches/verilator/sim/verilator/generate_verilator_bench<br />+ /minsoc/branches/verilator/sim/verilator/run_verilator_bench<br />
rfajardo
Tue, 22 Nov 2011 10:11:38 +0100
https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Fbranches%2F&rev=140
-
Creating a verilator branche.
https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Fbranches%2F&rev=139
<div><strong>Rev 139 - rfajardo</strong> (1 file(s) modified)</div><div>Creating a verilator branche.</div>+ /minsoc/branches/verilator<br />
rfajardo
Tue, 22 Nov 2011 10:09:55 +0100
https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Fbranches%2F&rev=139
-
DIR_TO_INSTALL creation using wizard
https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Fbranches%2F&rev=138
<div><strong>Rev 138 - ConX.</strong> (1 file(s) modified)</div><div>DIR_TO_INSTALL creation using wizard</div>~ /minsoc/branches/rc-1.0/utils/setup/minsoc-install.sh<br />
ConX.
Mon, 21 Nov 2011 21:37:56 +0100
https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Fbranches%2F&rev=138
-
Removing uncomplete support for ml509 and not working support for ...
https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Fbranches%2F&rev=137
<div><strong>Rev 137 - rfajardo</strong> (2 file(s) modified)</div><div>Removing uncomplete support for ml509 and not working support for ...</div>- /minsoc/branches/rc-1.0/backend/ml509<br />- /minsoc/branches/rc-1.0/backend/spartan3e_starter_kit_eth<br />
rfajardo
Mon, 21 Nov 2011 10:45:03 +0100
https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Fbranches%2F&rev=137
-
Installation on Ubuntu-11.10 has shown that a binary called makeinfo ...
https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Fbranches%2F&rev=136
<div><strong>Rev 136 - rfajardo</strong> (1 file(s) modified)</div><div>Installation on Ubuntu-11.10 has shown that a binary called makeinfo ...</div>~ /minsoc/branches/rc-1.0/utils/setup/minsoc-install.sh<br />
rfajardo
Mon, 14 Nov 2011 15:14:41 +0100
https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Fbranches%2F&rev=136
-
run_sim.bat for ModelSim updated to acquire the firmware_size for command ...
https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Fbranches%2F&rev=134
<div><strong>Rev 134 - rfajardo</strong> (1 file(s) modified)</div><div>run_sim.bat for ModelSim updated to acquire the firmware_size for command ...</div>~ /minsoc/branches/rc-1.0/sim/modelsim/run_sim.bat<br />
rfajardo
Mon, 07 Nov 2011 11:14:41 +0100
https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Fbranches%2F&rev=134
-
Roll back minsoc_bench.v to timed simulation. Merge minsoc_bench_core and minsoc_bench_clock ...
https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Fbranches%2F&rev=133
<div><strong>Rev 133 - rfajardo</strong> (7 file(s) modified)</div><div>Roll back minsoc_bench.v to timed simulation. Merge minsoc_bench_core and minsoc_bench_clock ...</div>+ /minsoc/branches/rc-1.0/bench/verilog/minsoc_bench.v<br />~ /minsoc/branches/rc-1.0/bench/verilog/minsoc_bench_core.v<br />~ /minsoc/branches/rc-1.0/prj/src/minsoc_bench.prj<br />~ /minsoc/branches/rc-1.0/sim/modelsim/run_sim.bat<br />~ /minsoc/branches/rc-1.0/sim/modelsim/run_sim.sh<br />~ /minsoc/branches/rc-1.0/sim/run/run_bench<br />~ /minsoc/branches/rc-1.0/sw/utils/bin2hex.c<br />
rfajardo
Mon, 07 Nov 2011 09:48:11 +0100
https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Fbranches%2F&rev=133
-
ModelSim simulation, running top_module minsoc_bench_clock now, instead of minsoc_bench.
https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Fbranches%2F&rev=132
<div><strong>Rev 132 - rfajardo</strong> (2 file(s) modified)</div><div>ModelSim simulation, running top_module minsoc_bench_clock now, instead of minsoc_bench.</div>~ /minsoc/branches/rc-1.0/sim/modelsim/run_sim.bat<br />~ /minsoc/branches/rc-1.0/sim/modelsim/run_sim.sh<br />
rfajardo
Thu, 03 Nov 2011 14:10:18 +0100
https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Fbranches%2F&rev=132
-
Renaming testbench modules. Adding to ifdefs without which the testbench ...
https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Fbranches%2F&rev=131
<div><strong>Rev 131 - rfajardo</strong> (4 file(s) modified)</div><div>Renaming testbench modules. Adding to ifdefs without which the testbench ...</div>- /minsoc/branches/rc-1.0/bench/verilog/minsoc_bench.v<br />~ /minsoc/branches/rc-1.0/bench/verilog/minsoc_bench_clock.v<br />+ /minsoc/branches/rc-1.0/bench/verilog/minsoc_bench_core.v<br />~ /minsoc/branches/rc-1.0/prj/src/minsoc_bench.prj<br />
rfajardo
Thu, 03 Nov 2011 13:58:53 +0100
https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Fbranches%2F&rev=131
-
minsoc_bench.v: task test_eth has to be phased out together with ...
https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Fbranches%2F&rev=130
<div><strong>Rev 130 - rfajardo</strong> (1 file(s) modified)</div><div>minsoc_bench.v: task test_eth has to be phased out together with ...</div>~ /minsoc/branches/rc-1.0/bench/verilog/minsoc_bench.v<br />
rfajardo
Thu, 03 Nov 2011 11:39:30 +0100
https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Fbranches%2F&rev=130
-
Removing bugs introduced when splitting clocks and reset.
...
https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Fbranches%2F&rev=129
<div><strong>Rev 129 - rfajardo</strong> (2 file(s) modified)</div><div>Removing bugs introduced when splitting clocks and reset. <br />
...</div>~ /minsoc/branches/rc-1.0/bench/verilog/minsoc_bench.v<br />~ /minsoc/branches/rc-1.0/bench/verilog/minsoc_bench_clock.v<br />
rfajardo
Thu, 03 Nov 2011 00:31:18 +0100
https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Fbranches%2F&rev=129
-
Outsourcing clocks and reset generations from minsoc_bench.v to minsoc_bench_clock.v.
https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Fbranches%2F&rev=128
<div><strong>Rev 128 - rfajardo</strong> (3 file(s) modified)</div><div>Outsourcing clocks and reset generations from minsoc_bench.v to minsoc_bench_clock.v.</div>~ /minsoc/branches/rc-1.0/bench/verilog/minsoc_bench.v<br />+ /minsoc/branches/rc-1.0/bench/verilog/minsoc_bench_clock.v<br />~ /minsoc/branches/rc-1.0/prj/src/minsoc_bench.prj<br />
rfajardo
Wed, 02 Nov 2011 23:46:04 +0100
https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Fbranches%2F&rev=128
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.