OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Error creating feed file, please check write permissions.
minsoc WebSVN RSS feed - minsoc https://opencores.org/websvn//websvn/listing?repname=minsoc&path=%2Fminsoc%2Ftrunk%2Fbackend%2F& Tue, 19 Mar 2024 11:57:22 +0100 FeedCreator 1.7.2 Commiting a contributions directory, which has raw contributions of users. ... https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Ftrunk%2Fbackend%2F&rev=40 <div><strong>Rev 40 - rfajardo</strong> (43 file(s) modified)</div><div>Commiting a contributions directory, which has raw contributions of users. ...</div>+ /minsoc/trunk/backend/ml509.ucf<br />~ /minsoc/trunk/doc/FAQ.pdf<br />~ /minsoc/trunk/doc/HOWTO.pdf<br />~ /minsoc/trunk/doc/INSTALL.pdf<br />~ /minsoc/trunk/doc/README.txt<br />~ /minsoc/trunk/doc/src/FAQ.odt<br />~ /minsoc/trunk/doc/src/HOWTO.odt<br />~ /minsoc/trunk/doc/src/INSTALL.odt<br />+ /minsoc/trunk/doc/THESIS.txt<br />+ /minsoc/trunk/utils/contributions<br />+ /minsoc/trunk/utils/contributions/.directory<br />+ /minsoc/trunk/utils/contributions/assembly_new_toolchain<br />+ /minsoc/trunk/utils/contributions/assembly_new_toolchain/except.S<br />+ /minsoc/trunk/utils/contributions/assembly_new_toolchain/reset.S<br />+ /minsoc/trunk/utils/contributions/eth_transf_linux<br />+ /minsoc/trunk/utils/contributions/eth_transf_linux/eth1_mac_recv.c<br />+ /minsoc/trunk/utils/contributions/eth_transf_linux/eth1_mac_snd.c<br />+ /minsoc/trunk/utils/contributions/gpio<br />+ /minsoc/trunk/utils/contributions/gpio/rtl<br />+ /minsoc/trunk/utils/contributions/gpio/rtl/gpio_defines.v<br />+ /minsoc/trunk/utils/contributions/gpio/rtl/gpio_top.v<br />+ /minsoc/trunk/utils/contributions/gpio/rtl/minsoc_defines.v<br />+ /minsoc/trunk/utils/contributions/gpio/rtl/minsoc_spartan_3a_starter_kit_ios.v<br />+ /minsoc/trunk/utils/contributions/gpio/rtl/minsoc_top.ucf<br />+ /minsoc/trunk/utils/contributions/gpio/rtl/minsoc_top.v<br />+ /minsoc/trunk/utils/contributions/gpio/sw<br />+ /minsoc/trunk/utils/contributions/gpio/sw/gpio.c<br />+ /minsoc/trunk/utils/contributions/gpio/sw/gpio.h<br />+ /minsoc/trunk/utils/contributions/gpio/sw/Makefile<br />+ /minsoc/trunk/utils/contributions/gpio/sw/old<br />+ /minsoc/trunk/utils/contributions/gpio/sw/old/gpio.c<br />+ /minsoc/trunk/utils/contributions/gpio/sw/old/gpio.h<br />+ /minsoc/trunk/utils/contributions/gpio/sw/old/Makefile<br />+ /minsoc/trunk/utils/contributions/gpio/sw/old/udelay.c<br />+ /minsoc/trunk/utils/contributions/gpio/sw/udelay.c<br />+ /minsoc/trunk/utils/contributions/initialized_onchip_ram<br />+ /minsoc/trunk/utils/contributions/initialized_onchip_ram/bin2init.py<br />+ /minsoc/trunk/utils/contributions/initialized_onchip_ram/minsoc_onchip_ram_top_altera.v<br />+ /minsoc/trunk/utils/contributions/initialized_onchip_ram/minsoc_onchip_ram_top_xilinx.v<br />+ /minsoc/trunk/utils/contributions/minsoc_tc_top_B3.v<br />+ /minsoc/trunk/utils/contributions/synthesis_makefile<br />+ /minsoc/trunk/utils/contributions/synthesis_makefile/guideTop.pdf<br />+ /minsoc/trunk/utils/contributions/synthesis_makefile/Makefile<br /> rfajardo Wed, 09 Mar 2011 15:42:31 +0100 https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Ftrunk%2Fbackend%2F&rev=40 Including verified pinout for external spi flash on spartan3a dsp ... https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Ftrunk%2Fbackend%2F&rev=15 <div><strong>Rev 15 - rfajardo</strong> (1 file(s) modified)</div><div>Including verified pinout for external spi flash on spartan3a dsp ...</div>~ /minsoc/trunk/backend/spartan3a_dsp_kit.ucf<br /> rfajardo Wed, 11 Nov 2009 17:28:19 +0100 https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Ftrunk%2Fbackend%2F&rev=15 Updating spartan3e_starter_kit.ucf so that it does not deliver errors on ... https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Ftrunk%2Fbackend%2F&rev=13 <div><strong>Rev 13 - rfajardo</strong> (1 file(s) modified)</div><div>Updating spartan3e_starter_kit.ucf so that it does not deliver errors on ...</div>~ /minsoc/trunk/backend/spartan3e_starter_kit.ucf<br /> rfajardo Mon, 02 Nov 2009 09:59:46 +0100 https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Ftrunk%2Fbackend%2F&rev=13 1) spi_top.v: -TX_NEGEDGE bug reported and recommended ... https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Ftrunk%2Fbackend%2F&rev=12 <div><strong>Rev 12 - rfajardo</strong> (4 file(s) modified)</div><div>1) spi_top.v:<br /> -TX_NEGEDGE bug reported and recommended ...</div>~ /minsoc/trunk/backend/spartan3e_starter_kit.ucf<br />~ /minsoc/trunk/doc/minsoc.odt<br />~ /minsoc/trunk/doc/minsoc.pdf<br />~ /minsoc/trunk/rtl/verilog/minsoc_startup/spi_top.v<br /> rfajardo Fri, 30 Oct 2009 18:47:37 +0100 https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Ftrunk%2Fbackend%2F&rev=12 First commit of project. Beta status: -testbench: ... https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Ftrunk%2Fbackend%2F&rev=2 <div><strong>Rev 2 - rfajardo</strong> (92 file(s) modified)</div><div>First commit of project. Beta status:<br /> -testbench: ...</div>+ /minsoc/trunk/backend<br />+ /minsoc/trunk/backend/spartan3a_dsp_kit.ucf<br />+ /minsoc/trunk/backend/spartan3e_starter_kit.ucf<br />+ /minsoc/trunk/bench<br />+ /minsoc/trunk/bench/verilog<br />+ /minsoc/trunk/bench/verilog/eth_phy.v<br />+ /minsoc/trunk/bench/verilog/eth_phy_defines.v<br />+ /minsoc/trunk/bench/verilog/minsoc_bench.v<br />+ /minsoc/trunk/bench/verilog/minsoc_bench_defines.v<br />+ /minsoc/trunk/bench/verilog/minsoc_memory_model.v<br />+ /minsoc/trunk/bench/verilog/tb_eth_defines.v<br />+ /minsoc/trunk/bench/verilog/vpi<br />+ /minsoc/trunk/bench/verilog/vpi/dbg_comm_vpi.v<br />+ /minsoc/trunk/bench/verilog/vpi/jp-io-vpi.vpi<br />+ /minsoc/trunk/doc<br />+ /minsoc/trunk/doc/lgpl-3.0.txt<br />+ /minsoc/trunk/doc/minsoc.odt<br />+ /minsoc/trunk/doc/minsoc.pdf<br />+ /minsoc/trunk/rtl<br />+ /minsoc/trunk/rtl/verilog<br />+ /minsoc/trunk/rtl/verilog/minsoc_clock_manager.v<br />+ /minsoc/trunk/rtl/verilog/minsoc_defines.v<br />+ /minsoc/trunk/rtl/verilog/minsoc_onchip_ram.v<br />+ /minsoc/trunk/rtl/verilog/minsoc_onchip_ram_top.v<br />+ /minsoc/trunk/rtl/verilog/minsoc_startup<br />+ /minsoc/trunk/rtl/verilog/minsoc_startup/OR1K_startup_generic.v<br />+ /minsoc/trunk/rtl/verilog/minsoc_startup/spi_clgen.v<br />+ /minsoc/trunk/rtl/verilog/minsoc_startup/spi_defines.v<br />+ /minsoc/trunk/rtl/verilog/minsoc_startup/spi_shift.v<br />+ /minsoc/trunk/rtl/verilog/minsoc_startup/spi_top.v<br />+ /minsoc/trunk/rtl/verilog/minsoc_tc_top.v<br />+ /minsoc/trunk/rtl/verilog/minsoc_top.v<br />+ /minsoc/trunk/rtl/verilog/minsoc_xilinx_internal_jtag.v<br />+ /minsoc/trunk/sim<br />+ /minsoc/trunk/sim/bin<br />+ /minsoc/trunk/sim/bin/minsoc_memory_complete.txt<br />+ /minsoc/trunk/sim/bin/minsoc_memory_fast.txt<br />+ /minsoc/trunk/sim/bin/minsoc_model_complete.txt<br />+ /minsoc/trunk/sim/bin/minsoc_model_fast.txt<br />+ /minsoc/trunk/sim/results<br />+ /minsoc/trunk/sim/results/wave.do.sav<br />+ /minsoc/trunk/sim/run<br />+ /minsoc/trunk/sim/run/generate_bench<br />+ /minsoc/trunk/sim/run/run_bench<br />+ /minsoc/trunk/sim/run/start_server<br />+ /minsoc/trunk/sw<br />+ /minsoc/trunk/sw/eth<br />+ /minsoc/trunk/sw/eth/eth.c<br />+ /minsoc/trunk/sw/eth/eth.h<br />+ /minsoc/trunk/sw/eth/Makefile<br />+ /minsoc/trunk/sw/support<br />+ /minsoc/trunk/sw/support/board.h<br />+ /minsoc/trunk/sw/support/except.S<br />+ /minsoc/trunk/sw/support/int.c<br />+ /minsoc/trunk/sw/support/int.h<br />+ /minsoc/trunk/sw/support/Makefile<br />+ /minsoc/trunk/sw/support/Makefile.inc<br />+ /minsoc/trunk/sw/support/mc.h<br />+ /minsoc/trunk/sw/support/orp.cfg<br />+ /minsoc/trunk/sw/support/orp.ld<br />+ /minsoc/trunk/sw/support/reset.S<br />+ /minsoc/trunk/sw/support/spr_defs.h<br />+ /minsoc/trunk/sw/support/support.c<br />+ /minsoc/trunk/sw/support/support.h<br />+ /minsoc/trunk/sw/support/uart.c<br />+ /minsoc/trunk/sw/support/uart.h<br />+ /minsoc/trunk/sw/support/vfnprintf.c<br />+ /minsoc/trunk/sw/support/vfnprintf.h<br />+ /minsoc/trunk/sw/uart<br />+ /minsoc/trunk/sw/uart/Makefile<br />+ /minsoc/trunk/sw/uart/uart.c<br />+ /minsoc/trunk/sw/uart/uart.h<br />+ /minsoc/trunk/sw/utils<br />+ /minsoc/trunk/sw/utils/bin2c.c<br />+ /minsoc/trunk/sw/utils/bin2flimg.c<br />+ /minsoc/trunk/sw/utils/bin2hex.c<br />+ /minsoc/trunk/sw/utils/bin2srec.c<br />+ /minsoc/trunk/sw/utils/bin2vmem.c<br />+ /minsoc/trunk/sw/utils/loader.c<br />+ /minsoc/trunk/sw/utils/Makefile<br />+ /minsoc/trunk/sw/utils/marksec<br />+ /minsoc/trunk/sw/utils/merge2srec<br />+ /minsoc/trunk/sw/utils/or32-idecode<br />+ /minsoc/trunk/sw/utils/or32-idecode/ansidecl.h<br />+ /minsoc/trunk/sw/utils/or32-idecode/bfd.h<br />+ /minsoc/trunk/sw/utils/or32-idecode/dis-asm.h<br />+ /minsoc/trunk/sw/utils/or32-idecode/example_input<br />+ /minsoc/trunk/sw/utils/or32-idecode/Makefile<br />+ /minsoc/trunk/sw/utils/or32-idecode/or32-dis.c<br />+ /minsoc/trunk/sw/utils/or32-idecode/or32-opc.c<br />+ /minsoc/trunk/sw/utils/or32-idecode/or32.h<br />+ /minsoc/trunk/sw/utils/or32-idecode/symcat.h<br /> rfajardo Fri, 18 Sep 2009 11:46:11 +0100 https://opencores.org/websvn//websvn/revision?repname=minsoc&path=%2Fminsoc%2Ftrunk%2Fbackend%2F&rev=2
© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.