<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head>
        <title>OpenCores</title>
    <link rel="stylesheet" type="text/css" href="https://cdn.opencores.org/compiled-d3c4fad592.css" />
    <link rel="icon" type="image/png" href="https://cdn.opencores.org/img/favicon.png" />
    <link rel="shortcut icon" type="image/png" href="https://cdn.opencores.org/img/favicon.png" />
    <link type="text/css" href="https://fonts.googleapis.com/css?family=Ubuntu:regular,bold" rel="stylesheet" />
    
    <link type="text/css" href="/websvn/templates/calm/styles.css" rel="stylesheet" media="screen" />
    <link type="text/css" href="/websvn/templates/calm/star-light/star-light.css" rel="stylesheet" media="screen" />
    <!--[if gte IE 5.5000]>
    <style type="text/css" media="screen">
        tbody tr td { padding:1px 0 }
        #wrap h2 { padding:10px 5px 0 5px; margin-bottom:-8px }
    </style>
    <![endif]-->
    <script type="text/javascript">
        function getPath(){
            return './websvn';
        }

        function checkCB(chBox) {
            count = 0
            first = null
            f = chBox.form
            for(i = 0 ; i < f.elements.length ; i++)
            if(f.elements[i].type == 'checkbox' && f.elements[i].checked) {
                if(first == null && f.elements[i] != chBox) {
                    first = f.elements[i]
                }
                count += 1
            }

            if (count > 2) {
               first.checked = false
               count -= 1
            }
        }
    </script>
    <script type="text/javascript" src="/websvn/templates/calm/collapse.js"></script>
        <meta http-equiv="Content-type" content="text/html; charset=utf-8" />
    <meta name="keywords" content="cores, VHDL, Verilog HDL, ASIC, Synthesizable, standard cell, IP, Intellectual Property, 32-bit RISC, UART, PCI, SDRAM, full custom, system on a chip, SOC, reusable, design, development, synthesis, designs, developers, C, Linux, eCos, open, free, open source cores, RTL code, system-on-a-chip, circuits, digital, GNU, GPL, core, controller, processor, system design, chip design, EDA, design methodology, design tools, ASICs, programmable logic, FPGA's, PLDs, CPLDs, verification, Synthesis, HDL, Simulation, IC design software, semiconductor design, integrated circuits, system designs, chip designs, EDAs,  design methodologies, design tool, ASIC, programmable logics, FPGA, PLD, CPLD, Synthesis,  circuit, Synopsys, system design, chip design, programmable logic, FPGA's, PLDs,  CPLDs, verification, Simulation
" />
        <script defer="defer" type="text/javascript" src="https://cdn.opencores.org/jquery-1.6.2.min.js"></script>
    <script defer="defer" type="text/javascript" src="https://cdn.opencores.org/compiled-92d7b79b19.js"></script>
        <script async type="text/javascript" src="https://pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
        <!--[if IE 6]>
    <link rel="stylesheet" type="text/css" href="https://cdn.opencores.org/ie6.css" />
    <![endif]-->
    <!--[if (IE 7)|(IE 8)]>
    <link rel="stylesheet" type="text/css" href="https://cdn.opencores.org/ie78.css" />
    <![endif]-->
    <meta http-equiv="X-UA-Compatible" content="IE=edge" />
    
    <!-- Global site tag (gtag.js) - Google Analytics -->
    <script async src="https://www.googletagmanager.com/gtag/js?id=UA-172123432-1"></script>
    <script>
        window.dataLayer = window.dataLayer || [];
        function gtag(){dataLayer.push(arguments);}
        gtag('js', new Date());
        gtag('config', 'UA-172123432-1');
    </script>
    
</head>
<body>
<div id="old-browser-warning"></div>
<div class="main">
    <div class="top">
        <a href="/"><img src="https://cdn.opencores.org/design/OpenCores.png" alt="OpenCores" width="235" height="80" /></a>
    </div>
    <div class="line">
        <div></div>
        <img src="https://cdn.opencores.org/design/corner.png" alt="" width="28" height="28" />
    </div>
    <div class="mid" id="dm">
        <div class="mainmenu" id="dml">
            <div class="menu menu-login">
        <form action="/login" method="post">
    Username:
    <input type="hidden" name="redirect" value="websvn/rss" />
    <input class="design ie6_input" name="user" type="text" />
    <br />
    Password:
    <br />
    <input class="design ie6_input" name="pass" type="password" />
    <br />
    <input class="design" name="remember" type="checkbox" />Remember me
    <br />
    <input class="design" type="submit" value="Login" />
    </form>
    <form action="/signup" method="post">
    <input class="design" type="submit" value="Register" />
    </form>
    </div>

<div class="menu">
    <h2> Browse </h2>
    <ul>
    <li><a href="/projects">Projects</a></li>
    <li><a href="/forum">Forums</a></li>
    <li><a href="#about" onclick="return !toggle(this);">About</a>
        <ul style="display: none;">
        <li><a href="/about/mission">Mission</a></li>
        <li><a href="/about/logos">Logos</a></li>
        <li><a href="/about/community">Community</a></li>
        <li><a href="/about/statistics">Statistics</a></li>
        </ul>
    </li>
    <li><a href="#howto" onclick="return !toggle(this);">HowTo/FAQ</a>
        <ul style="display: none;">
        <li><a href="/howto/faq">FAQ</a></li>
        <li><a href="/howto/project">Project</a></li>
        <li><a href="/howto/svn">SVN</a></li>
        <li><a href="/howto/wishbone">WISHBONE</a></li>
        <li><a href="/howto/eda">EDA Tools</a></li>
        </ul>
    </li>
    <li><a href="#media" onclick="return !toggle(this);">Media</a>
        <ul style="display: none;">
        <li><a href="/news">News</a></li>
        <li><a href="/articles">Articles</a></li>
        <li><a href="/newsletters">Newsletter</a></li>
        </ul>
    </li>
    <li><a href="/licensing">Licensing</a></li>
    <li><a href="#commerce" onclick="return !toggle(this);">Commerce</a>
        <ul style="display: none;">
        <li><a href="/shop/items">Shop</a></li>
        <li><a href="/commerce/advertise">Advertise</a></li>
        <li><a href="/commerce/jobs">Jobs</a></li>
        </ul>
    </li>
    <li><a href="/partners">Partners</a></li>
    <li><a href="/maintainers/oliscience">Maintainers</a></li>
    <li><a href="/contact">Contact us</a></li>
    </ul>
</div>



<div class="pad_leftside" style="border:0px">
    <ins
        class="adsbygoogle"
        style="display:inline-block;width:125px;height:125px"
        data-ad-client="ca-pub-8561717607970465"
        data-ad-slot="8586056206"></ins>
    <script type="text/javascript">(adsbygoogle = window.adsbygoogle || []).push({});</script>
</div>


<div class="menu menu-tools">
    <h2> Tools </h2>
    <form action="//www.google.com/cse" id="cse-search-box">
    <div>
        <input type="hidden" name="cx" value="012935124227736198121:b6s3cwd8ada" />
        <input type="hidden" name="ie" value="UTF-8" />
        <input type="text" name="q" size="12" />
        <input type="submit" name="sa" value="Search" />
    </div>
    </form>
</div>
        </div>
        <div class="content" id="dmc">
                        
            <div class="banner" style="padding: 6px 0px; width: 1020px; overflow: visible;">
                <ins
                    class="adsbygoogle"
                    style="display:inline-block;width:468px;height:60px"
                    data-ad-client="ca-pub-8561717607970465"
                    data-ad-slot="8506821698"></ins>
                <script type="text/javascript">(adsbygoogle = window.adsbygoogle || []).push({});</script>
                <ins
                    class="adsbygoogle"
                    style="display:inline-block;width:468px;height:60px"
                    data-ad-client="ca-pub-8561717607970465"
                    data-ad-slot="8506821698"></ins>
                <script type="text/javascript">(adsbygoogle = window.adsbygoogle || []).push({});</script>
            </div>
            
            
                        <div style="display: flex;">
                <button onclick="location.href='/projects/minsoc'">Back to project</button>
                <div style="display: flex; align-items: center; border: 1px solid black; border-radius: 4px; padding: 0 4px; margin-left: 12px;">
                    <strong style="padding-right: 4px;">URL</strong>
                    https://opencores.org/ocsvn/minsoc/minsoc/trunk
                </div>
            </div>
            
            <br /><b>Error creating feed file, please check write permissions.</b><br /><?xml version="1.0" encoding="ISO-8859-1"?>
<!-- generator="FeedCreator 1.7.2" -->
<rss version="2.0">
    <channel>
        <title>minsoc</title>
        <description>WebSVN RSS feed - minsoc</description>
        <link>https://opencores.org/websvn//websvn/listing?repname=minsoc&amp;path=%2Fminsoc%2Ftrunk%2Fdoc%2F&amp;</link>
        <lastBuildDate>Tue, 19 May 2026 13:28:23 +0100</lastBuildDate>
        <generator>FeedCreator 1.7.2</generator>
        <item>
            <title>Updated the howto document to adapt minsoc to a new ...</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2Ftrunk%2Fdoc%2F&amp;rev=25</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 25 - rfajardo&lt;/strong&gt; (2 file(s) modified)&lt;/div&gt;&lt;div&gt;Updated the howto document to adapt minsoc to a new ...&lt;/div&gt;~ /minsoc/trunk/doc/howto.pdf&lt;br /&gt;~ /minsoc/trunk/doc/src/howto.odt&lt;br /&gt;</description>
            <author>rfajardo</author>
            <pubDate>Tue, 06 Apr 2010 09:39:40 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2Ftrunk%2Fdoc%2F&amp;rev=25</guid>
        </item>
        <item>
            <title>E-mail in the documentation has been corrected.</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2Ftrunk%2Fdoc%2F&amp;rev=24</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 24 - rfajardo&lt;/strong&gt; (2 file(s) modified)&lt;/div&gt;&lt;div&gt;E-mail in the documentation has been corrected.&lt;/div&gt;~ /minsoc/trunk/doc/minsoc.pdf&lt;br /&gt;~ /minsoc/trunk/doc/src/minsoc.odt&lt;br /&gt;</description>
            <author>rfajardo</author>
            <pubDate>Mon, 01 Feb 2010 21:09:36 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2Ftrunk%2Fdoc%2F&amp;rev=24</guid>
        </item>
        <item>
            <title>Paragraph minor changes, used in announcement and double checked.</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2Ftrunk%2Fdoc%2F&amp;rev=23</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 23 - rfajardo&lt;/strong&gt; (2 file(s) modified)&lt;/div&gt;&lt;div&gt;Paragraph minor changes, used in announcement and double checked.&lt;/div&gt;~ /minsoc/trunk/doc/minsoc.pdf&lt;br /&gt;~ /minsoc/trunk/doc/src/minsoc.odt&lt;br /&gt;</description>
            <author>rfajardo</author>
            <pubDate>Thu, 28 Jan 2010 16:41:57 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2Ftrunk%2Fdoc%2F&amp;rev=23</guid>
        </item>
        <item>
            <title>Status progress and howto pdf documents were not commited, there ...</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2Ftrunk%2Fdoc%2F&amp;rev=22</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 22 - rfajardo&lt;/strong&gt; (2 file(s) modified)&lt;/div&gt;&lt;div&gt;Status progress and howto pdf documents were not commited, there ...&lt;/div&gt;+ /minsoc/trunk/doc/howto.pdf&lt;br /&gt;+ /minsoc/trunk/doc/status_progress.pdf&lt;br /&gt;</description>
            <author>rfajardo</author>
            <pubDate>Thu, 28 Jan 2010 15:43:17 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2Ftrunk%2Fdoc%2F&amp;rev=22</guid>
        </item>
        <item>
            <title>Including the first draft project documentation. How to and status ...</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2Ftrunk%2Fdoc%2F&amp;rev=21</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 21 - rfajardo&lt;/strong&gt; (9 file(s) modified)&lt;/div&gt;&lt;div&gt;Including the first draft project documentation. How to and status ...&lt;/div&gt;- /minsoc/trunk/doc/minsoc.odt&lt;br /&gt;~ /minsoc/trunk/doc/minsoc.pdf&lt;br /&gt;+ /minsoc/trunk/doc/src&lt;br /&gt;+ /minsoc/trunk/doc/src/figures&lt;br /&gt;+ /minsoc/trunk/doc/src/figures/or1200.gif&lt;br /&gt;+ /minsoc/trunk/doc/src/figures/soc.odg&lt;br /&gt;+ /minsoc/trunk/doc/src/howto.odt&lt;br /&gt;+ /minsoc/trunk/doc/src/minsoc.odt&lt;br /&gt;+ /minsoc/trunk/doc/src/status_progress.odt&lt;br /&gt;</description>
            <author>rfajardo</author>
            <pubDate>Thu, 28 Jan 2010 14:31:12 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2Ftrunk%2Fdoc%2F&amp;rev=21</guid>
        </item>
        <item>
            <title>minsoc_defines.v had a semicolon at the end of the two ...</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2Ftrunk%2Fdoc%2F&amp;rev=20</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 20 - rfajardo&lt;/strong&gt; (4 file(s) modified)&lt;/div&gt;&lt;div&gt;minsoc_defines.v had a semicolon at the end of the two ...&lt;/div&gt;~ /minsoc/trunk/doc/minsoc.odt&lt;br /&gt;~ /minsoc/trunk/doc/minsoc.pdf&lt;br /&gt;~ /minsoc/trunk/rtl/verilog/minsoc_defines.v&lt;br /&gt;~ /minsoc/trunk/rtl/verilog/minsoc_top.v&lt;br /&gt;</description>
            <author>rfajardo</author>
            <pubDate>Thu, 21 Jan 2010 13:57:46 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2Ftrunk%2Fdoc%2F&amp;rev=20</guid>
        </item>
        <item>
            <title>Documentation update. How To: 7) Examples:
    -Spartan ...</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2Ftrunk%2Fdoc%2F&amp;rev=19</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 19 - rfajardo&lt;/strong&gt; (2 file(s) modified)&lt;/div&gt;&lt;div&gt;Documentation update. How To: 7) Examples:&lt;br /&gt;
    -Spartan ...&lt;/div&gt;~ /minsoc/trunk/doc/minsoc.odt&lt;br /&gt;~ /minsoc/trunk/doc/minsoc.pdf&lt;br /&gt;</description>
            <author>rfajardo</author>
            <pubDate>Mon, 21 Dec 2009 09:58:58 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2Ftrunk%2Fdoc%2F&amp;rev=19</guid>
        </item>
        <item>
            <title>Ethernet testbench speed penalty solved. Now Ethernet of testbench and ...</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2Ftrunk%2Fdoc%2F&amp;rev=17</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 17 - rfajardo&lt;/strong&gt; (16 file(s) modified)&lt;/div&gt;&lt;div&gt;Ethernet testbench speed penalty solved. Now Ethernet of testbench and ...&lt;/div&gt;- /minsoc/trunk/bench/verilog/eth_phy.v&lt;br /&gt;- /minsoc/trunk/bench/verilog/eth_phy_defines.v&lt;br /&gt;~ /minsoc/trunk/bench/verilog/minsoc_bench.v&lt;br /&gt;~ /minsoc/trunk/bench/verilog/minsoc_bench_defines.v&lt;br /&gt;~ /minsoc/trunk/bench/verilog/sim_lib/fpga_memory_primitives.v&lt;br /&gt;- /minsoc/trunk/bench/verilog/tb_eth_defines.v&lt;br /&gt;~ /minsoc/trunk/doc/minsoc.odt&lt;br /&gt;~ /minsoc/trunk/doc/minsoc.pdf&lt;br /&gt;~ /minsoc/trunk/rtl/verilog/minsoc_top.v&lt;br /&gt;+ /minsoc/trunk/sim/bin/minsoc_memory.txt&lt;br /&gt;- /minsoc/trunk/sim/bin/minsoc_memory_complete.txt&lt;br /&gt;- /minsoc/trunk/sim/bin/minsoc_memory_fast.txt&lt;br /&gt;+ /minsoc/trunk/sim/bin/minsoc_model.txt&lt;br /&gt;- /minsoc/trunk/sim/bin/minsoc_model_complete.txt&lt;br /&gt;- /minsoc/trunk/sim/bin/minsoc_model_fast.txt&lt;br /&gt;~ /minsoc/trunk/sim/run/generate_bench&lt;br /&gt;</description>
            <author>rfajardo</author>
            <pubDate>Tue, 17 Nov 2009 14:38:49 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2Ftrunk%2Fdoc%2F&amp;rev=17</guid>
        </item>
        <item>
            <title>1) spi_top.v:
    -TX_NEGEDGE bug reported and recommended ...</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2Ftrunk%2Fdoc%2F&amp;rev=12</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 12 - rfajardo&lt;/strong&gt; (4 file(s) modified)&lt;/div&gt;&lt;div&gt;1) spi_top.v:&lt;br /&gt;
    -TX_NEGEDGE bug reported and recommended ...&lt;/div&gt;~ /minsoc/trunk/backend/spartan3e_starter_kit.ucf&lt;br /&gt;~ /minsoc/trunk/doc/minsoc.odt&lt;br /&gt;~ /minsoc/trunk/doc/minsoc.pdf&lt;br /&gt;~ /minsoc/trunk/rtl/verilog/minsoc_startup/spi_top.v&lt;br /&gt;</description>
            <author>rfajardo</author>
            <pubDate>Fri, 30 Oct 2009 18:47:37 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2Ftrunk%2Fdoc%2F&amp;rev=12</guid>
        </item>
        <item>
            <title>No implementation relevant changes. 

Testbench used generic memory from minsoc_onchip_ram.v ...</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2Ftrunk%2Fdoc%2F&amp;rev=6</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 6 - rfajardo&lt;/strong&gt; (3 file(s) modified)&lt;/div&gt;&lt;div&gt;No implementation relevant changes. &lt;br /&gt;
&lt;br /&gt;
Testbench used generic memory from minsoc_onchip_ram.v ...&lt;/div&gt;~ /minsoc/trunk/doc/minsoc.odt&lt;br /&gt;~ /minsoc/trunk/doc/minsoc.pdf&lt;br /&gt;~ /minsoc/trunk/rtl/verilog/minsoc_onchip_ram.v&lt;br /&gt;</description>
            <author>rfajardo</author>
            <pubDate>Mon, 28 Sep 2009 09:37:18 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2Ftrunk%2Fdoc%2F&amp;rev=6</guid>
        </item>
        <item>
            <title>vpi path corrected in how to.</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2Ftrunk%2Fdoc%2F&amp;rev=5</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 5 - rfajardo&lt;/strong&gt; (2 file(s) modified)&lt;/div&gt;&lt;div&gt;vpi path corrected in how to.&lt;/div&gt;~ /minsoc/trunk/doc/minsoc.odt&lt;br /&gt;~ /minsoc/trunk/doc/minsoc.pdf&lt;br /&gt;</description>
            <author>rfajardo</author>
            <pubDate>Tue, 22 Sep 2009 10:37:24 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2Ftrunk%2Fdoc%2F&amp;rev=5</guid>
        </item>
        <item>
            <title>minsoc_bench.v had a big memory declaration to load the firmware, ...</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2Ftrunk%2Fdoc%2F&amp;rev=4</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 4 - rfajardo&lt;/strong&gt; (4 file(s) modified)&lt;/div&gt;&lt;div&gt;minsoc_bench.v had a big memory declaration to load the firmware, ...&lt;/div&gt;~ /minsoc/trunk/bench/verilog/minsoc_bench.v&lt;br /&gt;- /minsoc/trunk/bench/verilog/vpi/jp-io-vpi.vpi&lt;br /&gt;~ /minsoc/trunk/doc/minsoc.odt&lt;br /&gt;~ /minsoc/trunk/doc/minsoc.pdf&lt;br /&gt;</description>
            <author>rfajardo</author>
            <pubDate>Tue, 22 Sep 2009 10:23:31 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2Ftrunk%2Fdoc%2F&amp;rev=4</guid>
        </item>
        <item>
            <title>Changed documentation
    -advice to compile sw/utils before ...</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2Ftrunk%2Fdoc%2F&amp;rev=3</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 3 - rfajardo&lt;/strong&gt; (2 file(s) modified)&lt;/div&gt;&lt;div&gt;Changed documentation&lt;br /&gt;
    -advice to compile sw/utils before ...&lt;/div&gt;~ /minsoc/trunk/doc/minsoc.odt&lt;br /&gt;~ /minsoc/trunk/doc/minsoc.pdf&lt;br /&gt;</description>
            <author>rfajardo</author>
            <pubDate>Fri, 18 Sep 2009 12:15:46 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2Ftrunk%2Fdoc%2F&amp;rev=3</guid>
        </item>
        <item>
            <title>First commit of project. Beta status:
    -testbench: ...</title>
            <link>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2Ftrunk%2Fdoc%2F&amp;rev=2</link>
            <description>&lt;div&gt;&lt;strong&gt;Rev 2 - rfajardo&lt;/strong&gt; (92 file(s) modified)&lt;/div&gt;&lt;div&gt;First commit of project. Beta status:&lt;br /&gt;
    -testbench: ...&lt;/div&gt;+ /minsoc/trunk/backend&lt;br /&gt;+ /minsoc/trunk/backend/spartan3a_dsp_kit.ucf&lt;br /&gt;+ /minsoc/trunk/backend/spartan3e_starter_kit.ucf&lt;br /&gt;+ /minsoc/trunk/bench&lt;br /&gt;+ /minsoc/trunk/bench/verilog&lt;br /&gt;+ /minsoc/trunk/bench/verilog/eth_phy.v&lt;br /&gt;+ /minsoc/trunk/bench/verilog/eth_phy_defines.v&lt;br /&gt;+ /minsoc/trunk/bench/verilog/minsoc_bench.v&lt;br /&gt;+ /minsoc/trunk/bench/verilog/minsoc_bench_defines.v&lt;br /&gt;+ /minsoc/trunk/bench/verilog/minsoc_memory_model.v&lt;br /&gt;+ /minsoc/trunk/bench/verilog/tb_eth_defines.v&lt;br /&gt;+ /minsoc/trunk/bench/verilog/vpi&lt;br /&gt;+ /minsoc/trunk/bench/verilog/vpi/dbg_comm_vpi.v&lt;br /&gt;+ /minsoc/trunk/bench/verilog/vpi/jp-io-vpi.vpi&lt;br /&gt;+ /minsoc/trunk/doc&lt;br /&gt;+ /minsoc/trunk/doc/lgpl-3.0.txt&lt;br /&gt;+ /minsoc/trunk/doc/minsoc.odt&lt;br /&gt;+ /minsoc/trunk/doc/minsoc.pdf&lt;br /&gt;+ /minsoc/trunk/rtl&lt;br /&gt;+ /minsoc/trunk/rtl/verilog&lt;br /&gt;+ /minsoc/trunk/rtl/verilog/minsoc_clock_manager.v&lt;br /&gt;+ /minsoc/trunk/rtl/verilog/minsoc_defines.v&lt;br /&gt;+ /minsoc/trunk/rtl/verilog/minsoc_onchip_ram.v&lt;br /&gt;+ /minsoc/trunk/rtl/verilog/minsoc_onchip_ram_top.v&lt;br /&gt;+ /minsoc/trunk/rtl/verilog/minsoc_startup&lt;br /&gt;+ /minsoc/trunk/rtl/verilog/minsoc_startup/OR1K_startup_generic.v&lt;br /&gt;+ /minsoc/trunk/rtl/verilog/minsoc_startup/spi_clgen.v&lt;br /&gt;+ /minsoc/trunk/rtl/verilog/minsoc_startup/spi_defines.v&lt;br /&gt;+ /minsoc/trunk/rtl/verilog/minsoc_startup/spi_shift.v&lt;br /&gt;+ /minsoc/trunk/rtl/verilog/minsoc_startup/spi_top.v&lt;br /&gt;+ /minsoc/trunk/rtl/verilog/minsoc_tc_top.v&lt;br /&gt;+ /minsoc/trunk/rtl/verilog/minsoc_top.v&lt;br /&gt;+ /minsoc/trunk/rtl/verilog/minsoc_xilinx_internal_jtag.v&lt;br /&gt;+ /minsoc/trunk/sim&lt;br /&gt;+ /minsoc/trunk/sim/bin&lt;br /&gt;+ /minsoc/trunk/sim/bin/minsoc_memory_complete.txt&lt;br /&gt;+ /minsoc/trunk/sim/bin/minsoc_memory_fast.txt&lt;br /&gt;+ /minsoc/trunk/sim/bin/minsoc_model_complete.txt&lt;br /&gt;+ /minsoc/trunk/sim/bin/minsoc_model_fast.txt&lt;br /&gt;+ /minsoc/trunk/sim/results&lt;br /&gt;+ /minsoc/trunk/sim/results/wave.do.sav&lt;br /&gt;+ /minsoc/trunk/sim/run&lt;br /&gt;+ /minsoc/trunk/sim/run/generate_bench&lt;br /&gt;+ /minsoc/trunk/sim/run/run_bench&lt;br /&gt;+ /minsoc/trunk/sim/run/start_server&lt;br /&gt;+ /minsoc/trunk/sw&lt;br /&gt;+ /minsoc/trunk/sw/eth&lt;br /&gt;+ /minsoc/trunk/sw/eth/eth.c&lt;br /&gt;+ /minsoc/trunk/sw/eth/eth.h&lt;br /&gt;+ /minsoc/trunk/sw/eth/Makefile&lt;br /&gt;+ /minsoc/trunk/sw/support&lt;br /&gt;+ /minsoc/trunk/sw/support/board.h&lt;br /&gt;+ /minsoc/trunk/sw/support/except.S&lt;br /&gt;+ /minsoc/trunk/sw/support/int.c&lt;br /&gt;+ /minsoc/trunk/sw/support/int.h&lt;br /&gt;+ /minsoc/trunk/sw/support/Makefile&lt;br /&gt;+ /minsoc/trunk/sw/support/Makefile.inc&lt;br /&gt;+ /minsoc/trunk/sw/support/mc.h&lt;br /&gt;+ /minsoc/trunk/sw/support/orp.cfg&lt;br /&gt;+ /minsoc/trunk/sw/support/orp.ld&lt;br /&gt;+ /minsoc/trunk/sw/support/reset.S&lt;br /&gt;+ /minsoc/trunk/sw/support/spr_defs.h&lt;br /&gt;+ /minsoc/trunk/sw/support/support.c&lt;br /&gt;+ /minsoc/trunk/sw/support/support.h&lt;br /&gt;+ /minsoc/trunk/sw/support/uart.c&lt;br /&gt;+ /minsoc/trunk/sw/support/uart.h&lt;br /&gt;+ /minsoc/trunk/sw/support/vfnprintf.c&lt;br /&gt;+ /minsoc/trunk/sw/support/vfnprintf.h&lt;br /&gt;+ /minsoc/trunk/sw/uart&lt;br /&gt;+ /minsoc/trunk/sw/uart/Makefile&lt;br /&gt;+ /minsoc/trunk/sw/uart/uart.c&lt;br /&gt;+ /minsoc/trunk/sw/uart/uart.h&lt;br /&gt;+ /minsoc/trunk/sw/utils&lt;br /&gt;+ /minsoc/trunk/sw/utils/bin2c.c&lt;br /&gt;+ /minsoc/trunk/sw/utils/bin2flimg.c&lt;br /&gt;+ /minsoc/trunk/sw/utils/bin2hex.c&lt;br /&gt;+ /minsoc/trunk/sw/utils/bin2srec.c&lt;br /&gt;+ /minsoc/trunk/sw/utils/bin2vmem.c&lt;br /&gt;+ /minsoc/trunk/sw/utils/loader.c&lt;br /&gt;+ /minsoc/trunk/sw/utils/Makefile&lt;br /&gt;+ /minsoc/trunk/sw/utils/marksec&lt;br /&gt;+ /minsoc/trunk/sw/utils/merge2srec&lt;br /&gt;+ /minsoc/trunk/sw/utils/or32-idecode&lt;br /&gt;+ /minsoc/trunk/sw/utils/or32-idecode/ansidecl.h&lt;br /&gt;+ /minsoc/trunk/sw/utils/or32-idecode/bfd.h&lt;br /&gt;+ /minsoc/trunk/sw/utils/or32-idecode/dis-asm.h&lt;br /&gt;+ /minsoc/trunk/sw/utils/or32-idecode/example_input&lt;br /&gt;+ /minsoc/trunk/sw/utils/or32-idecode/Makefile&lt;br /&gt;+ /minsoc/trunk/sw/utils/or32-idecode/or32-dis.c&lt;br /&gt;+ /minsoc/trunk/sw/utils/or32-idecode/or32-opc.c&lt;br /&gt;+ /minsoc/trunk/sw/utils/or32-idecode/or32.h&lt;br /&gt;+ /minsoc/trunk/sw/utils/or32-idecode/symcat.h&lt;br /&gt;</description>
            <author>rfajardo</author>
            <pubDate>Fri, 18 Sep 2009 11:46:11 +0100</pubDate>
            <guid>https://opencores.org/websvn//websvn/revision?repname=minsoc&amp;path=%2Fminsoc%2Ftrunk%2Fdoc%2F&amp;rev=2</guid>
        </item>
    </channel>
</rss>

        </div>

                
        <div style="clear: both; margin-left: 200px;">
            <ins
                class="adsbygoogle"
                style="display:inline-block;width:728px;height:90px"
                data-ad-client="ca-pub-8561717607970465"
                data-ad-slot="4128044249"></ins>
            <script type="text/javascript">(adsbygoogle = window.adsbygoogle || []).push({});</script>
        </div>
        
            </div>
    <div class="bot">
        &copy; copyright 1999-2026
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores&reg;, registered trademark.
    </div>
</div>

<!-- Old browser warning -->
<script type="text/javascript">
  if (!('borderImage' in document.createElement('div').style)) {
    var div = document.getElementById('old-browser-warning')
    div.innerHTML = '<b>Your browser is out-of-date!</b>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Update your browser to view this website correctly.'
    div.setAttribute('style', 'background-color: red; border-bottom: 2px solid black; margin: 0 -12px 12px -12px; padding: 12px; text-align: center;')
  }
</script>
<!-- /Old browser warning -->
<!-- Google search -->
<script type="text/javascript" src="//www.google.com/jsapi"></script>
<script type="text/javascript">google.load("elements", "1", {packages: "transliteration"});</script>
<script type="text/javascript" src="//www.google.com/coop/cse/t13n?form=cse-search-box&amp;t13n_langs=en"></script>
<script type="text/javascript" src="//www.google.com/coop/cse/brand?form=cse-search-box&amp;lang=en"></script>
<!-- /Google search -->

</body>
</html>