Error creating feed file, please check write permissions. mod_sim_expWebSVN RSS feed - mod_sim_exp
https://opencores.org/websvn//websvn/listing?repname=mod_sim_exp&path=%2Fmod_sim_exp%2F&
Thu, 28 Mar 2024 16:34:47 +0100FeedCreator 1.7.2not used anymore
https://opencores.org/websvn//websvn/revision?repname=mod_sim_exp&path=%2Fmod_sim_exp%2F&rev=62
<div><strong>Rev 62 - JonasDC</strong> (3 file(s) modified)</div><div>not used anymore</div>- /mod_sim_exp/trunk/rtl/vhdl/ram/dpram_altera.vhd<br />- /mod_sim_exp/trunk/rtl/vhdl/ram/dpram_xilinx.vhd<br />- /mod_sim_exp/trunk/rtl/vhdl/ram/tdpram_xilinx.vhd<br />JonasDCTue, 26 Feb 2013 12:01:21 +0100https://opencores.org/websvn//websvn/revision?repname=mod_sim_exp&path=%2Fmod_sim_exp%2F&rev=62updated comments, added optional altera constraint
https://opencores.org/websvn//websvn/revision?repname=mod_sim_exp&path=%2Fmod_sim_exp%2F&rev=61
<div><strong>Rev 61 - JonasDC</strong> (2 file(s) modified)</div><div>updated comments, added optional altera constraint</div>~ /mod_sim_exp/trunk/rtl/vhdl/ram/dpram_generic.vhd<br />~ /mod_sim_exp/trunk/rtl/vhdl/ram/tdpram_generic.vhd<br />JonasDCTue, 26 Feb 2013 12:00:44 +0100https://opencores.org/websvn//websvn/revision?repname=mod_sim_exp&path=%2Fmod_sim_exp%2F&rev=61generic version of the fifo, not device specific anymore, uses ...
https://opencores.org/websvn//websvn/revision?repname=mod_sim_exp&path=%2Fmod_sim_exp%2F&rev=60
<div><strong>Rev 60 - JonasDC</strong> (3 file(s) modified)</div><div>generic version of the fifo, not device specific anymore, uses ...</div>~ /mod_sim_exp/trunk/rtl/vhdl/core/fifo_generic.vhd<br />~ /mod_sim_exp/trunk/rtl/vhdl/ram/dpram_generic.vhd<br />~ /mod_sim_exp/trunk/rtl/vhdl/ram/tdpram_generic.vhd<br />JonasDCSat, 23 Feb 2013 21:45:26 +0100https://opencores.org/websvn//websvn/revision?repname=mod_sim_exp&path=%2Fmod_sim_exp%2F&rev=60added templates that correctly infer RAM, for dual port en ...
https://opencores.org/websvn//websvn/revision?repname=mod_sim_exp&path=%2Fmod_sim_exp%2F&rev=59
<div><strong>Rev 59 - JonasDC</strong> (3 file(s) modified)</div><div>added templates that correctly infer RAM, for dual port en ...</div>+ /mod_sim_exp/trunk/rtl/vhdl/core/std_functions.vhd<br />+ /mod_sim_exp/trunk/rtl/vhdl/ram/dpram_generic.vhd<br />+ /mod_sim_exp/trunk/rtl/vhdl/ram/tdpram_generic.vhd<br />JonasDCSat, 23 Feb 2013 21:15:49 +0100https://opencores.org/websvn//websvn/revision?repname=mod_sim_exp&path=%2Fmod_sim_exp%2F&rev=59made fifo full a warning
https://opencores.org/websvn//websvn/revision?repname=mod_sim_exp&path=%2Fmod_sim_exp%2F&rev=58
<div><strong>Rev 58 - JonasDC</strong> (1 file(s) modified)</div><div>made fifo full a warning</div>~ /mod_sim_exp/branches/newRAMstyle/bench/vhdl/mod_sim_exp_core_tb.vhd<br />JonasDCWed, 20 Feb 2013 21:07:29 +0100https://opencores.org/websvn//websvn/revision?repname=mod_sim_exp&path=%2Fmod_sim_exp%2F&rev=58new fifo design, is now generic (verified with altera and ...
https://opencores.org/websvn//websvn/revision?repname=mod_sim_exp&path=%2Fmod_sim_exp%2F&rev=57
<div><strong>Rev 57 - JonasDC</strong> (4 file(s) modified)</div><div>new fifo design, is now generic (verified with altera and ...</div>+ /mod_sim_exp/branches/newRAMstyle/rtl/vhdl/core/fifo_generic.vhd<br />~ /mod_sim_exp/branches/newRAMstyle/rtl/vhdl/core/mod_sim_exp_core.vhd<br />~ /mod_sim_exp/branches/newRAMstyle/rtl/vhdl/core/mod_sim_exp_pkg.vhd<br />+ /mod_sim_exp/branches/newRAMstyle/rtl/vhdl/core/std_functions.vhd<br />JonasDCWed, 20 Feb 2013 21:06:04 +0100https://opencores.org/websvn//websvn/revision?repname=mod_sim_exp&path=%2Fmod_sim_exp%2F&rev=57this is a branch to test performance of a new ...
https://opencores.org/websvn//websvn/revision?repname=mod_sim_exp&path=%2Fmod_sim_exp%2F&rev=56
<div><strong>Rev 56 - JonasDC</strong> (1 file(s) modified)</div><div>this is a branch to test performance of a new ...</div>+ /mod_sim_exp/branches/newRAMstyle<br />JonasDCWed, 20 Feb 2013 18:25:31 +0100https://opencores.org/websvn//websvn/revision?repname=mod_sim_exp&path=%2Fmod_sim_exp%2F&rev=56updated resource usage in comments
https://opencores.org/websvn//websvn/revision?repname=mod_sim_exp&path=%2Fmod_sim_exp%2F&rev=55
<div><strong>Rev 55 - JonasDC</strong> (1 file(s) modified)</div><div>updated resource usage in comments</div>~ /mod_sim_exp/trunk/rtl/vhdl/core/fifo_generic.vhd<br />JonasDCTue, 19 Feb 2013 21:50:23 +0100https://opencores.org/websvn//websvn/revision?repname=mod_sim_exp&path=%2Fmod_sim_exp%2F&rev=55generic fifo design: correctrly inferred by xilinx and altera
https://opencores.org/websvn//websvn/revision?repname=mod_sim_exp&path=%2Fmod_sim_exp%2F&rev=54
<div><strong>Rev 54 - JonasDC</strong> (1 file(s) modified)</div><div>generic fifo design: correctrly inferred by xilinx and altera</div>+ /mod_sim_exp/trunk/rtl/vhdl/core/fifo_generic.vhd<br />JonasDCTue, 19 Feb 2013 21:37:39 +0100https://opencores.org/websvn//websvn/revision?repname=mod_sim_exp&path=%2Fmod_sim_exp%2F&rev=54correctly inferred ram for altera dual port ram
https://opencores.org/websvn//websvn/revision?repname=mod_sim_exp&path=%2Fmod_sim_exp%2F&rev=53
<div><strong>Rev 53 - JonasDC</strong> (1 file(s) modified)</div><div>correctly inferred ram for altera dual port ram</div>+ /mod_sim_exp/trunk/rtl/vhdl/ram/dpram_altera.vhd<br />JonasDCTue, 19 Feb 2013 14:59:11 +0100https://opencores.org/websvn//websvn/revision?repname=mod_sim_exp&path=%2Fmod_sim_exp%2F&rev=53correct inferring of blockram, no additional resources.
https://opencores.org/websvn//websvn/revision?repname=mod_sim_exp&path=%2Fmod_sim_exp%2F&rev=52
<div><strong>Rev 52 - JonasDC</strong> (1 file(s) modified)</div><div>correct inferring of blockram, no additional resources.</div>~ /mod_sim_exp/trunk/rtl/vhdl/ram/dpram_xilinx.vhd<br />JonasDCTue, 19 Feb 2013 14:34:52 +0100https://opencores.org/websvn//websvn/revision?repname=mod_sim_exp&path=%2Fmod_sim_exp%2F&rev=52true dual port ram for xilinx
https://opencores.org/websvn//websvn/revision?repname=mod_sim_exp&path=%2Fmod_sim_exp%2F&rev=51
<div><strong>Rev 51 - JonasDC</strong> (1 file(s) modified)</div><div>true dual port ram for xilinx</div>+ /mod_sim_exp/trunk/rtl/vhdl/ram/tdpram_xilinx.vhd<br />JonasDCTue, 19 Feb 2013 13:53:22 +0100https://opencores.org/websvn//websvn/revision?repname=mod_sim_exp&path=%2Fmod_sim_exp%2F&rev=51added folder for ram descriptions
added experimental simple dual port ram ...
https://opencores.org/websvn//websvn/revision?repname=mod_sim_exp&path=%2Fmod_sim_exp%2F&rev=50
<div><strong>Rev 50 - JonasDC</strong> (2 file(s) modified)</div><div>added folder for ram descriptions<br />
added experimental simple dual port ram ...</div>+ /mod_sim_exp/trunk/rtl/vhdl/ram<br />+ /mod_sim_exp/trunk/rtl/vhdl/ram/dpram_xilinx.vhd<br />JonasDCTue, 19 Feb 2013 13:51:30 +0100https://opencores.org/websvn//websvn/revision?repname=mod_sim_exp&path=%2Fmod_sim_exp%2F&rev=50First full stable version with documentation.
Includes flexible pipeline design, PLB ...
https://opencores.org/websvn//websvn/revision?repname=mod_sim_exp&path=%2Fmod_sim_exp%2F&rev=49
<div><strong>Rev 49 - JonasDC</strong> (1 file(s) modified)</div><div>First full stable version with documentation.<br />
Includes flexible pipeline design, PLB ...</div>+ /mod_sim_exp/tags/Release_0.1.0<br />JonasDCThu, 07 Feb 2013 18:50:35 +0100https://opencores.org/websvn//websvn/revision?repname=mod_sim_exp&path=%2Fmod_sim_exp%2F&rev=49Tag of the starting version of the project
https://opencores.org/websvn//websvn/revision?repname=mod_sim_exp&path=%2Fmod_sim_exp%2F&rev=48
<div><strong>Rev 48 - JonasDC</strong> (1 file(s) modified)</div><div>Tag of the starting version of the project</div>+ /mod_sim_exp/tags/start_version<br />JonasDCThu, 07 Feb 2013 18:40:14 +0100https://opencores.org/websvn//websvn/revision?repname=mod_sim_exp&path=%2Fmod_sim_exp%2F&rev=48added documentation for the IP core.
https://opencores.org/websvn//websvn/revision?repname=mod_sim_exp&path=%2Fmod_sim_exp%2F&rev=47
<div><strong>Rev 47 - JonasDC</strong> (35 file(s) modified)</div><div>added documentation for the IP core.</div>+ /mod_sim_exp/trunk/doc<br />+ /mod_sim_exp/trunk/doc/mod_sim_exp.pdf<br />+ /mod_sim_exp/trunk/doc/src<br />+ /mod_sim_exp/trunk/doc/src/acknowl.tex<br />+ /mod_sim_exp/trunk/doc/src/architecture.tex<br />+ /mod_sim_exp/trunk/doc/src/cited.bib<br />+ /mod_sim_exp/trunk/doc/src/introduction.tex<br />+ /mod_sim_exp/trunk/doc/src/license.tex<br />+ /mod_sim_exp/trunk/doc/src/mod_sim_exp.tex<br />+ /mod_sim_exp/trunk/doc/src/mod_sim_exp_style.sty<br />+ /mod_sim_exp/trunk/doc/src/operation.tex<br />+ /mod_sim_exp/trunk/doc/src/performance.tex<br />+ /mod_sim_exp/trunk/doc/src/pictures<br />+ /mod_sim_exp/trunk/doc/src/pictures/block_diagram.pdf<br />+ /mod_sim_exp/trunk/doc/src/pictures/latex_figs.vsd<br />+ /mod_sim_exp/trunk/doc/src/pictures/logos.jpg<br />+ /mod_sim_exp/trunk/doc/src/pictures/mod_sim_exp_core.pdf<br />+ /mod_sim_exp/trunk/doc/src/pictures/msec_memory.pdf<br />+ /mod_sim_exp/trunk/doc/src/pictures/mult_structure.pdf<br />+ /mod_sim_exp/trunk/doc/src/pictures/OCsmall.png<br />+ /mod_sim_exp/trunk/doc/src/pictures/opencores.jpg<br />+ /mod_sim_exp/trunk/doc/src/pictures/pipeline_operation.pdf<br />+ /mod_sim_exp/trunk/doc/src/pictures/plb_control_reg.pdf<br />+ /mod_sim_exp/trunk/doc/src/pictures/plb_gie_reg.pdf<br />+ /mod_sim_exp/trunk/doc/src/pictures/plb_ie_reg.pdf<br />+ /mod_sim_exp/trunk/doc/src/pictures/plb_interface.pdf<br />+ /mod_sim_exp/trunk/doc/src/pictures/plb_is_reg.pdf<br />+ /mod_sim_exp/trunk/doc/src/pictures/Speedtest.pdf<br />+ /mod_sim_exp/trunk/doc/src/pictures/sys_pipeline.pdf<br />+ /mod_sim_exp/trunk/doc/src/pictures/sys_pipeline_notsplit.pdf<br />+ /mod_sim_exp/trunk/doc/src/pictures/sys_stage.pdf<br />+ /mod_sim_exp/trunk/doc/src/pictures/Virtex6_stagewidth.pdf<br />+ /mod_sim_exp/trunk/doc/src/plb_interface.tex<br />+ /mod_sim_exp/trunk/doc/src/Speedtest.xlsx<br />+ /mod_sim_exp/trunk/doc/src/tables.xlsx<br />JonasDCSat, 01 Dec 2012 14:04:31 +0100https://opencores.org/websvn//websvn/revision?repname=mod_sim_exp&path=%2Fmod_sim_exp%2F&rev=47chance run_auto port or mod_sim_exp_core to exp_m
https://opencores.org/websvn//websvn/revision?repname=mod_sim_exp&path=%2Fmod_sim_exp%2F&rev=46
<div><strong>Rev 46 - JonasDC</strong> (1 file(s) modified)</div><div>chance run_auto port or mod_sim_exp_core to exp_m</div>~ /mod_sim_exp/trunk/bench/vhdl/mod_sim_exp_core_tb.vhd<br />JonasDCSat, 01 Dec 2012 13:56:24 +0100https://opencores.org/websvn//websvn/revision?repname=mod_sim_exp&path=%2Fmod_sim_exp%2F&rev=46chance run_auto port or mod_sim_exp_core to exp_m
https://opencores.org/websvn//websvn/revision?repname=mod_sim_exp&path=%2Fmod_sim_exp%2F&rev=45
<div><strong>Rev 45 - JonasDC</strong> (3 file(s) modified)</div><div>chance run_auto port or mod_sim_exp_core to exp_m</div>~ /mod_sim_exp/trunk/rtl/vhdl/core/mod_sim_exp_core.vhd<br />~ /mod_sim_exp/trunk/rtl/vhdl/core/mod_sim_exp_pkg.vhd<br />~ /mod_sim_exp/trunk/rtl/vhdl/interface/plb/user_logic.vhd<br />JonasDCSat, 01 Dec 2012 13:56:05 +0100https://opencores.org/websvn//websvn/revision?repname=mod_sim_exp&path=%2Fmod_sim_exp%2F&rev=45toplevel of the Modular Simultaneous Exponentiation IP core for the ...
https://opencores.org/websvn//websvn/revision?repname=mod_sim_exp&path=%2Fmod_sim_exp%2F&rev=44
<div><strong>Rev 44 - JonasDC</strong> (1 file(s) modified)</div><div>toplevel of the Modular Simultaneous Exponentiation IP core for the ...</div>+ /mod_sim_exp/trunk/rtl/vhdl/interface/plb/mod_sim_exp_IPcore.vhd<br />JonasDCTue, 27 Nov 2012 20:29:09 +0100https://opencores.org/websvn//websvn/revision?repname=mod_sim_exp&path=%2Fmod_sim_exp%2F&rev=44made the core parameters generics
https://opencores.org/websvn//websvn/revision?repname=mod_sim_exp&path=%2Fmod_sim_exp%2F&rev=43
<div><strong>Rev 43 - JonasDC</strong> (6 file(s) modified)</div><div>made the core parameters generics</div>~ /mod_sim_exp/trunk/bench/vhdl/mod_sim_exp_core_tb.vhd<br />~ /mod_sim_exp/trunk/bench/vhdl/multiplier_tb.vhd<br />~ /mod_sim_exp/trunk/rtl/vhdl/core/mod_sim_exp_core.vhd<br />~ /mod_sim_exp/trunk/rtl/vhdl/core/mod_sim_exp_pkg.vhd<br />~ /mod_sim_exp/trunk/rtl/vhdl/interface/plb/mont_mult1536.vhd<br />~ /mod_sim_exp/trunk/rtl/vhdl/interface/plb/user_logic.vhd<br />JonasDCTue, 27 Nov 2012 20:27:53 +0100https://opencores.org/websvn//websvn/revision?repname=mod_sim_exp&path=%2Fmod_sim_exp%2F&rev=43