OpenCores

URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Error creating feed file, please check write permissions.
open8_urisc WebSVN RSS feed - open8_urisc https://opencores.org/websvn//websvn/listing?repname=open8_urisc&path=%2Fopen8_urisc%2F& Thu, 13 Aug 2026 15:02:54 +0100 FeedCreator 1.7.2 Added optional DACadv signal to advance the PWM engine using ... https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2F&rev=310 <div><strong>Rev 310 - jshamlet</strong> (1 file(s) modified)</div><div>Added optional DACadv signal to advance the PWM engine using ...</div>~ /open8_urisc/trunk/VHDL/vdsm8.vhd<br /> jshamlet Wed, 08 Mar 2023 14:43:04 +0100 https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2F&rev=310 Comment cleanup https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2F&rev=309 <div><strong>Rev 309 - jshamlet</strong> (1 file(s) modified)</div><div>Comment cleanup</div>~ /open8_urisc/trunk/taskmgr/taskmgr_const.s<br /> jshamlet Sun, 26 Feb 2023 07:08:01 +0100 https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2F&rev=309 ... https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2F&rev=308 <div><strong>Rev 308 - jshamlet</strong> (1 file(s) modified)</div><div>...</div>~ /open8_urisc/trunk/VHDL/o8_sys_timer_ii.vhd<br /> jshamlet Wed, 15 Feb 2023 00:31:20 +0100 https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2F&rev=308 Fixed comments on o8_version.vhd https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2F&rev=307 <div><strong>Rev 307 - jshamlet</strong> (1 file(s) modified)</div><div>Fixed comments on o8_version.vhd</div>~ /open8_urisc/trunk/VHDL/o8_version.vhd<br /> jshamlet Fri, 22 Jul 2022 14:56:19 +0100 https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2F&rev=307 Moved REINIT_TASK_TABLE_PTR call to INITIALIZE_TASK_STACK https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2F&rev=306 <div><strong>Rev 306 - jshamlet</strong> (1 file(s) modified)</div><div>Moved REINIT_TASK_TABLE_PTR call to INITIALIZE_TASK_STACK</div>~ /open8_urisc/trunk/taskmgr/taskmgr_const.s<br /> jshamlet Mon, 18 Jul 2022 13:14:53 +0100 https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2F&rev=306 More code cleanup - rearranged macros and moved stack init ... https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2F&rev=305 <div><strong>Rev 305 - jshamlet</strong> (1 file(s) modified)</div><div>More code cleanup - rearranged macros and moved stack init ...</div>~ /open8_urisc/trunk/taskmgr/taskmgr_const.s<br /> jshamlet Mon, 18 Jul 2022 13:11:05 +0100 https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2F&rev=305 Modified TASK_SETUP to use the same macros as the rest ... https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2F&rev=304 <div><strong>Rev 304 - jshamlet</strong> (1 file(s) modified)</div><div>Modified TASK_SETUP to use the same macros as the rest ...</div>~ /open8_urisc/trunk/taskmgr/taskmgr_const.s<br /> jshamlet Mon, 18 Jul 2022 13:03:00 +0100 https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2F&rev=304 Fixed working, but "incorrect" code (constants were right, but were ... https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2F&rev=303 <div><strong>Rev 303 - jshamlet</strong> (1 file(s) modified)</div><div>Fixed working, but "incorrect" code (constants were right, but were ...</div>~ /open8_urisc/trunk/taskmgr/taskmgr_const.s<br /> jshamlet Mon, 18 Jul 2022 01:15:41 +0100 https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2F&rev=303 Corrected issue where register state wasn't being preserved for user ... https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2F&rev=302 <div><strong>Rev 302 - jshamlet</strong> (1 file(s) modified)</div><div>Corrected issue where register state wasn't being preserved for user ...</div>~ /open8_urisc/trunk/taskmgr/taskmgr_const.s<br /> jshamlet Mon, 18 Jul 2022 00:51:09 +0100 https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2F&rev=302 Adding actual task manager files https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2F&rev=301 <div><strong>Rev 301 - jshamlet</strong> (18 file(s) modified)</div><div>Adding actual task manager files</div>+ /open8_urisc/trunk/taskmgr/APP.HEX<br />+ /open8_urisc/trunk/taskmgr/app.out<br />+ /open8_urisc/trunk/taskmgr/app.s<br />+ /open8_urisc/trunk/taskmgr/make.bat<br />+ /open8_urisc/trunk/taskmgr/mk_app<br />+ /open8_urisc/trunk/taskmgr/open8_as.exe<br />+ /open8_urisc/trunk/taskmgr/open8_link.exe<br />+ /open8_urisc/trunk/taskmgr/srec_cat.exe<br />+ /open8_urisc/trunk/taskmgr/sys_const.s<br />+ /open8_urisc/trunk/taskmgr/sys_hw_map.s<br />+ /open8_urisc/trunk/taskmgr/sys_version.s<br />+ /open8_urisc/trunk/taskmgr/taskmgr_config.s<br />+ /open8_urisc/trunk/taskmgr/taskmgr_const.s<br />+ /open8_urisc/trunk/taskmgr/taskmgr_func.s<br />+ /open8_urisc/trunk/taskmgr/task_0_const.s<br />+ /open8_urisc/trunk/taskmgr/task_0_func.s<br />+ /open8_urisc/trunk/taskmgr/task_1_const.s<br />+ /open8_urisc/trunk/taskmgr/task_1_func.s<br /> jshamlet Sat, 16 Jul 2022 03:26:05 +0100 https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2F&rev=301 Adding core task manager assembly https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2F&rev=300 <div><strong>Rev 300 - jshamlet</strong> (1 file(s) modified)</div><div>Adding core task manager assembly</div>+ /open8_urisc/trunk/taskmgr<br /> jshamlet Sat, 16 Jul 2022 03:24:42 +0100 https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2F&rev=300 Modified the status_led.vhd to slow down the DIM50PCT signal to ... https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2F&rev=299 <div><strong>Rev 299 - jshamlet</strong> (1 file(s) modified)</div><div>Modified the status_led.vhd to slow down the DIM50PCT signal to ...</div>~ /open8_urisc/trunk/VHDL/status_led.vhd<br /> jshamlet Thu, 14 Jul 2022 03:14:28 +0100 https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2F&rev=299 Fixed a long-standing bug in the SBC instruction where the ... https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2F&rev=298 <div><strong>Rev 298 - jshamlet</strong> (1 file(s) modified)</div><div>Fixed a long-standing bug in the SBC instruction where the ...</div>~ /open8_urisc/trunk/VHDL/o8_cpu.vhd<br /> jshamlet Wed, 13 Jul 2022 01:00:07 +0100 https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2F&rev=298 Fixed register map comments https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2F&rev=297 <div><strong>Rev 297 - jshamlet</strong> (1 file(s) modified)</div><div>Fixed register map comments</div>~ /open8_urisc/trunk/VHDL/o8_register_wide.vhd<br /> jshamlet Sat, 25 Sep 2021 16:43:20 +0100 https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2F&rev=297 Removed parallel interface from o8_vector_rx.vhd, modified vector_tx.vhd to use a ... https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2F&rev=296 <div><strong>Rev 296 - jshamlet</strong> (3 file(s) modified)</div><div>Removed parallel interface from o8_vector_rx.vhd, modified vector_tx.vhd to use a ...</div>~ /open8_urisc/trunk/VHDL/o8_elapsed_usec.vhd<br />~ /open8_urisc/trunk/VHDL/o8_vector_rx.vhd<br />~ /open8_urisc/trunk/VHDL/vector_tx.vhd<br /> jshamlet Fri, 17 Sep 2021 01:06:11 +0100 https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2F&rev=296 Undoing previous revision. UART was fine, bug reporter was not. https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2F&rev=295 <div><strong>Rev 295 - jshamlet</strong> (2 file(s) modified)</div><div>Undoing previous revision. UART was fine, bug reporter was not.</div>~ /open8_urisc/trunk/VHDL/async_ser_rx.vhd<br />~ /open8_urisc/trunk/VHDL/async_ser_tx.vhd<br /> jshamlet Mon, 13 Sep 2021 21:41:58 +0100 https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2F&rev=295 Fixed an ancient bug in the parity logic that had ... https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2F&rev=294 <div><strong>Rev 294 - jshamlet</strong> (2 file(s) modified)</div><div>Fixed an ancient bug in the parity logic that had ...</div>~ /open8_urisc/trunk/VHDL/async_ser_rx.vhd<br />~ /open8_urisc/trunk/VHDL/async_ser_tx.vhd<br /> jshamlet Mon, 13 Sep 2021 16:50:33 +0100 https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2F&rev=294 Fixed formatting issue in o8_sync_serial where tabs were inserted instead ... https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2F&rev=293 <div><strong>Rev 293 - jshamlet</strong> (1 file(s) modified)</div><div>Fixed formatting issue in o8_sync_serial where tabs were inserted instead ...</div>~ /open8_urisc/trunk/VHDL/o8_async_serial.vhd<br /> jshamlet Wed, 25 Aug 2021 16:53:25 +0100 https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2F&rev=293 Updated the o8_trig_delay entity by: 1) Added a global interrupt enable, 2) ... https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2F&rev=292 <div><strong>Rev 292 - jshamlet</strong> (1 file(s) modified)</div><div>Updated the o8_trig_delay entity by:<br /> 1) Added a global interrupt enable,<br /> 2) ...</div>~ /open8_urisc/trunk/VHDL/o8_trig_delay.vhd<br /> jshamlet Tue, 15 Jun 2021 17:23:20 +0100 https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2F&rev=292 Added Notepad++ language definition file for the Open8_II ISA https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2F&rev=291 <div><strong>Rev 291 - jshamlet</strong> (1 file(s) modified)</div><div>Added Notepad++ language definition file for the Open8_II ISA</div>+ /open8_urisc/trunk/Open8 Tools/Open8_II.xml<br /> jshamlet Tue, 04 May 2021 03:08:24 +0100 https://opencores.org/websvn//websvn/revision?repname=open8_urisc&path=%2Fopen8_urisc%2F&rev=291

Browse

Tools