OpenCores

URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Error creating feed file, please check write permissions.
openrisc WebSVN RSS feed - openrisc https://opencores.org/websvn//websvn/listing?repname=openrisc&path=%2Fopenrisc%2F& Tue, 16 Jun 2026 14:56:09 +0100 FeedCreator 1.7.2 Fixed error message in Makefile https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2F&rev=682 <div><strong>Rev 682 - skrzyp</strong> (1 file(s) modified)</div><div>Fixed error message in Makefile</div>~ /openrisc/trunk/or_debug_proxy/Makefile<br /> skrzyp Thu, 01 Mar 2012 09:51:50 +0100 https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2F&rev=682 Updated to reflect latest scripts and creation of separate directory ... https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2F&rev=681 <div><strong>Rev 681 - jeremybennett</strong> (1 file(s) modified)</div><div>Updated to reflect latest scripts and creation of separate directory ...</div>~ /openrisc/trunk/gnu-src/README<br /> jeremybennett Wed, 29 Feb 2012 19:20:33 +0100 https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2F&rev=681 New directory structure for development tool chain tracking upstream mainline. https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2F&rev=680 <div><strong>Rev 680 - jeremybennett</strong> (4 file(s) modified)</div><div>New directory structure for development tool chain tracking upstream mainline.</div>+ /openrisc/trunk/gnu-dev<br />+ /openrisc/trunk/gnu-dev/or1k-gcc<br />+ /openrisc/trunk/gnu-dev/or1k-src<br />+ /openrisc/trunk/gnu-dev/README<br /> jeremybennett Wed, 29 Feb 2012 19:19:51 +0100 https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2F&rev=680 Allow setting the boot address as an external parameter. If no ... https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2F&rev=679 <div><strong>Rev 679 - olof</strong> (4 file(s) modified)</div><div>Allow setting the boot address as an external<br /> parameter. If no ...</div>~ /openrisc/trunk/or1200/rtl/verilog/or1200_immu_top.v<br />~ /openrisc/trunk/or1200/rtl/verilog/or1200_top.v<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_immu_top.v<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_top.v<br /> olof Wed, 29 Feb 2012 18:04:38 +0100 https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2F&rev=679 added credits https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2F&rev=678 <div><strong>Rev 678 - skrzyp</strong> (1 file(s) modified)</div><div>added credits</div>~ /openrisc/trunk/rtos/ecos-3.0/packages/hal/openrisc/arch/v3_0/src/context.S<br /> skrzyp Wed, 29 Feb 2012 14:51:46 +0100 https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2F&rev=678 atlys: add 2-clock synchronizer chain for ddr2_calib_done The signal ddr2_calib_done signal ... https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2F&rev=677 <div><strong>Rev 677 - stekern</strong> (1 file(s) modified)</div><div>atlys: add 2-clock synchronizer chain for ddr2_calib_done<br /> <br /> The signal ddr2_calib_done signal ...</div>~ /openrisc/trunk/orpsocv2/boards/xilinx/atlys/rtl/verilog/xilinx_ddr2/xilinx_ddr2_if.v<br /> stekern Tue, 21 Feb 2012 16:01:04 +0100 https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2F&rev=677 Add a libgloss definition file for the new ORSoC OpenRISC ... https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2F&rev=676 <div><strong>Rev 676 - olof</strong> (2 file(s) modified)</div><div>Add a libgloss definition file for the new ORSoC OpenRISC ...</div>~ /openrisc/trunk/gnu-src/newlib-1.18.0/libgloss/or32/Makefile.in<br />+ /openrisc/trunk/gnu-src/newlib-1.18.0/libgloss/or32/ordb2a.S<br /> olof Mon, 13 Feb 2012 10:02:10 +0100 https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2F&rev=676 FreeRTOSV6.1.1 Source cleanup Add redzone beyond the stack pointer https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2F&rev=675 <div><strong>Rev 675 - filepang</strong> (4 file(s) modified)</div><div>FreeRTOSV6.1.1<br /> Source cleanup<br /> Add redzone beyond the stack pointer</div>~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/arch/reset.S<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Source/portable/GCC/OpenRISC/port.c<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Source/portable/GCC/OpenRISC/portasm.S<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Source/portable/GCC/OpenRISC/portmacro.h<br /> filepang Sat, 21 Jan 2012 22:47:14 +0100 https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2F&rev=675 or1200: Fix for Bug 76 - Incorrect unsigned integer less-than ... https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2F&rev=674 <div><strong>Rev 674 - julius</strong> (1 file(s) modified)</div><div>or1200: Fix for Bug 76 - Incorrect unsigned integer less-than ...</div>~ /openrisc/trunk/or1200/rtl/verilog/or1200_alu.v<br /> julius Wed, 18 Jan 2012 09:34:35 +0100 https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2F&rev=674 Multiple 64-bit fixes (mostly sign and size of constants). Fix ... https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2F&rev=673 <div><strong>Rev 673 - yannv</strong> (13 file(s) modified)</div><div>Multiple 64-bit fixes (mostly sign and size of constants). Fix ...</div>~ /openrisc/trunk/gnu-src/binutils-2.18.50/opcodes/or32-dis.c<br />~ /openrisc/trunk/gnu-src/binutils-2.18.50/opcodes/or32-opc.c<br />~ /openrisc/trunk/gnu-src/binutils-2.20.1/opcodes/or32-dis.c<br />~ /openrisc/trunk/gnu-src/binutils-2.20.1/opcodes/or32-opc.c<br />~ /openrisc/trunk/gnu-src/gdb-6.8/opcodes/or32-dis.c<br />~ /openrisc/trunk/gnu-src/gdb-6.8/opcodes/or32-opc.c<br />~ /openrisc/trunk/gnu-src/gdb-7.1/opcodes/or32-dis.c<br />~ /openrisc/trunk/gnu-src/gdb-7.1/opcodes/or32-opc.c<br />~ /openrisc/trunk/gnu-src/gdb-7.2/opcodes/or32-dis.c<br />~ /openrisc/trunk/gnu-src/gdb-7.2/opcodes/or32-opc.c<br />~ /openrisc/trunk/or1ksim/cpu/or32/or32.c<br />~ /openrisc/trunk/orpsocv2/sw/utils/or32-idecode/or32-dis.c<br />~ /openrisc/trunk/orpsocv2/sw/utils/or32-idecode/or32-opc.c<br /> yannv Fri, 16 Dec 2011 13:58:38 +0100 https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2F&rev=673 ORPSoC: Fix Bug 76 - Incorrect unsigned integer less-than compare ... https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2F&rev=672 <div><strong>Rev 672 - julius</strong> (2 file(s) modified)</div><div>ORPSoC: Fix Bug 76 - Incorrect unsigned integer less-than compare ...</div>~ /openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_alu.v<br />~ /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/or1200-sf.S<br /> julius Mon, 12 Dec 2011 22:32:30 +0100 https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2F&rev=672 ORPSoC: Fix for Bug 75 - or1200-except and or1200-ticksyscall regression ... https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2F&rev=671 <div><strong>Rev 671 - julius</strong> (2 file(s) modified)</div><div>ORPSoC: Fix for Bug 75 - or1200-except and or1200-ticksyscall regression ...</div>~ /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/or1200-except.S<br />~ /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/or1200-ticksyscall.S<br /> julius Mon, 12 Dec 2011 22:14:08 +0100 https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2F&rev=671 Changing bugurl as we have bugzilla now https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2F&rev=670 <div><strong>Rev 670 - olof</strong> (1 file(s) modified)</div><div>Changing bugurl as we have bugzilla now</div>~ /openrisc/trunk/gnu-src/bld-all.sh<br /> olof Mon, 12 Dec 2011 18:34:43 +0100 https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2F&rev=670 FreeRTOSV6.1.1 source cleanup, delete uncecessary code https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2F&rev=669 <div><strong>Rev 669 - filepang</strong> (2 file(s) modified)</div><div>FreeRTOSV6.1.1<br /> source cleanup, delete uncecessary code</div>~ /openrisc/trunk/rtos/freertos-6.1.1/Source/portable/GCC/OpenRISC/port.c<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Source/portable/GCC/OpenRISC/portasm.S<br /> filepang Fri, 09 Dec 2011 14:01:25 +0100 https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2F&rev=669 FreeRTOSV6.1.1 add missing 'make clean' in make script https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2F&rev=668 <div><strong>Rev 668 - filepang</strong> (1 file(s) modified)</div><div>FreeRTOSV6.1.1<br /> add missing 'make clean' in make script</div>~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/Makefile<br /> filepang Thu, 08 Dec 2011 23:04:13 +0100 https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2F&rev=668 Corrected ITLB/DTLB values according to the arch spec. This partially fixes ... https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2F&rev=667 <div><strong>Rev 667 - olof</strong> (1 file(s) modified)</div><div>Corrected ITLB/DTLB values according to the arch spec.<br /> This partially fixes ...</div>~ /openrisc/trunk/gnu-src/newlib-1.18.0/newlib/libc/machine/or32/include/spr-defs.h<br /> olof Wed, 07 Dec 2011 17:47:53 +0100 https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2F&rev=667 FreeRTOSV6.1.1 minimal set of standard demo task is working https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2F&rev=666 <div><strong>Rev 666 - filepang</strong> (3 file(s) modified)</div><div>FreeRTOSV6.1.1<br /> minimal set of standard demo task is working</div>~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/FreeRTOSConfig.h<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/main.c<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/sim.cfg<br /> filepang Tue, 06 Dec 2011 14:41:40 +0100 https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2F&rev=666 FreeRTOSV6.1.1 fix context save/restore stack size bug remove unnecessary line https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2F&rev=665 <div><strong>Rev 665 - filepang</strong> (3 file(s) modified)</div><div>FreeRTOSV6.1.1<br /> fix context save/restore stack size bug<br /> remove unnecessary line</div>~ /openrisc/trunk/rtos/freertos-6.1.1/Source/portable/GCC/OpenRISC/port.c<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Source/portable/GCC/OpenRISC/portasm.S<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Source/portable/GCC/OpenRISC/portmacro.h<br /> filepang Tue, 06 Dec 2011 14:34:29 +0100 https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2F&rev=665 FreeRTOSV6.1.1 modify processor abstraction layer. now,all tasks are running in ... https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2F&rev=664 <div><strong>Rev 664 - filepang</strong> (3 file(s) modified)</div><div>FreeRTOSV6.1.1<br /> modify processor abstraction layer.<br /> now,all tasks are running in ...</div>~ /openrisc/trunk/rtos/freertos-6.1.1/Source/portable/GCC/OpenRISC/port.c<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Source/portable/GCC/OpenRISC/portasm.S<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Source/portable/GCC/OpenRISC/portmacro.h<br /> filepang Tue, 06 Dec 2011 14:27:01 +0100 https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2F&rev=664 Fix compatibility problems with GCC 4.6.1. Fix a bug with ... https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2F&rev=663 <div><strong>Rev 663 - jeremybennett</strong> (21 file(s) modified)</div><div>Fix compatibility problems with GCC 4.6.1. Fix a bug with ...</div>~ /openrisc/trunk/gnu-src/binutils-2.20.1/bfd/ChangeLog.or32<br />~ /openrisc/trunk/gnu-src/binutils-2.20.1/bfd/elf-bfd.h<br />~ /openrisc/trunk/gnu-src/binutils-2.20.1/bfd/elf-eh-frame.c<br />~ /openrisc/trunk/gnu-src/binutils-2.20.1/bfd/elf.c<br />~ /openrisc/trunk/gnu-src/binutils-2.20.1/bfd/verilog.c<br />+ /openrisc/trunk/gnu-src/binutils-2.20.1/binutils/ChangeLog.or32<br />~ /openrisc/trunk/gnu-src/binutils-2.20.1/binutils/dwarf.c<br />~ /openrisc/trunk/gnu-src/binutils-2.20.1/binutils/ieee.c<br />~ /openrisc/trunk/gnu-src/binutils-2.20.1/binutils/objdump.c<br />~ /openrisc/trunk/gnu-src/binutils-2.20.1/binutils/rddbg.c<br />~ /openrisc/trunk/gnu-src/binutils-2.20.1/binutils/readelf.c<br />~ /openrisc/trunk/gnu-src/binutils-2.20.1/binutils/stabs.c<br />~ /openrisc/trunk/gnu-src/binutils-2.20.1/gas/as.c<br />~ /openrisc/trunk/gnu-src/binutils-2.20.1/gas/ChangeLog.or32<br />~ /openrisc/trunk/gnu-src/binutils-2.20.1/gas/listing.c<br />~ /openrisc/trunk/gnu-src/binutils-2.20.1/gas/read.c<br />+ /openrisc/trunk/gnu-src/binutils-2.20.1/ld/ChangeLog.or32<br />~ /openrisc/trunk/gnu-src/binutils-2.20.1/ld/ldlang.c<br />~ /openrisc/trunk/gnu-src/boards/or32-elf-sim.exp<br />~ /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/ChangeLog.or32<br />~ /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/config/or32/or32.md<br /> jeremybennett Fri, 02 Dec 2011 19:17:14 +0100 https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2F&rev=663

Browse

Tools