URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Error creating feed file, please check write permissions.
openrisc
WebSVN RSS feed - openrisc
https://opencores.org/websvn//websvn/listing?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&
Wed, 13 May 2026 15:42:09 +0100
FeedCreator 1.7.2
-
ORPSoC - or1200_monitor.v additions enabling new experimental execution checks.
Replace use ...
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=449
<div><strong>Rev 449 - julius</strong> (12 file(s) modified)</div><div>ORPSoC - or1200_monitor.v additions enabling new experimental execution checks.<br />
<br />
Replace use ...</div>~ /openrisc/trunk/orpsocv2/bench/verilog/or1200_monitor.v<br />~ /openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/backend/par/bin/Makefile<br />~ /openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/sim/bin/Makefile<br />~ /openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/bin/Makefile<br />~ /openrisc/trunk/orpsocv2/boards/xilinx/ml501/backend/par/bin/Makefile<br />~ /openrisc/trunk/orpsocv2/boards/xilinx/ml501/sim/bin/Makefile<br />~ /openrisc/trunk/orpsocv2/boards/xilinx/ml501/syn/xst/bin/Makefile<br />~ /openrisc/trunk/orpsocv2/doc/orpsoc.texi<br />~ /openrisc/trunk/orpsocv2/sim/bin/Makefile<br />~ /openrisc/trunk/orpsocv2/sw/apps/spiflash/Makefile<br />~ /openrisc/trunk/orpsocv2/sw/Makefile.inc<br />~ /openrisc/trunk/orpsocv2/sw/README<br />
julius
Mon, 13 Dec 2010 19:01:07 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=449
-
Changed or32 to openrisc as Linux architecture name.
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=448
<div><strong>Rev 448 - jeremybennett</strong> (1 file(s) modified)</div><div>Changed or32 to openrisc as Linux architecture name.</div>~ /openrisc/trunk/gnu-src/bld-all.sh<br />
jeremybennett
Mon, 13 Dec 2010 08:58:41 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=448
-
Updates to register order.
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=447
<div><strong>Rev 447 - jeremybennett</strong> (3 file(s) modified)</div><div>Updates to register order.</div>~ /openrisc/trunk/gnu-src/gdb-7.2/gdb/ChangeLog.or32<br />+ /openrisc/trunk/gnu-src/gdb-7.2/gdb/gdbserver/ChangeLog.or32<br />~ /openrisc/trunk/gnu-src/gdb-7.2/gdb/gdbserver/linux-or32-low.c<br />
jeremybennett
Sun, 12 Dec 2010 15:15:00 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=447
-
gdb-7.2 gdbserver updates.
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=446
<div><strong>Rev 446 - julius</strong> (3 file(s) modified)</div><div>gdb-7.2 gdbserver updates.</div>~ /openrisc/trunk/gnu-src/gdb-7.2/gdb/ChangeLog.or32<br />~ /openrisc/trunk/gnu-src/gdb-7.2/gdb/gdbserver/configure.srv<br />~ /openrisc/trunk/gnu-src/gdb-7.2/gdb/gdbserver/linux-or32-low.c<br />
julius
Sat, 11 Dec 2010 20:37:48 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=446
-
gdbserver update to use kernel port ptrace register definitions.
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=445
<div><strong>Rev 445 - julius</strong> (2 file(s) modified)</div><div>gdbserver update to use kernel port ptrace register definitions.</div>~ /openrisc/trunk/gnu-src/gdb-7.2/gdb/ChangeLog.or32<br />~ /openrisc/trunk/gnu-src/gdb-7.2/gdb/gdbserver/linux-or32-low.c<br />
julius
Fri, 10 Dec 2010 23:51:20 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=445
-
Changes to ABI handling of varargs.
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=444
<div><strong>Rev 444 - jeremybennett</strong> (2 file(s) modified)</div><div>Changes to ABI handling of varargs.</div>~ /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/ChangeLog.or32<br />~ /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/config/or32/or32.c<br />
jeremybennett
Fri, 10 Dec 2010 15:04:15 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=444
-
Work in progress on more efficient Ethernet.
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=443
<div><strong>Rev 443 - jeremybennett</strong> (5 file(s) modified)</div><div>Work in progress on more efficient Ethernet.</div>~ /openrisc/trunk/or1ksim/brstart.sh<br />~ /openrisc/trunk/or1ksim/doc/or1ksim.texi<br />~ /openrisc/trunk/or1ksim/peripheral/eth.c<br />~ /openrisc/trunk/or1ksim/peripheral/eth.h<br />~ /openrisc/trunk/or1ksim/toplevel-support.c<br />
jeremybennett
Fri, 10 Dec 2010 11:21:10 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=443
-
OR1Ksim - adding trace controlability by SIGUSR1 signal.
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=442
<div><strong>Rev 442 - julius</strong> (11 file(s) modified)</div><div>OR1Ksim - adding trace controlability by SIGUSR1 signal.</div>~ /openrisc/trunk/or1ksim/autom4te.cache/output.0<br />~ /openrisc/trunk/or1ksim/autom4te.cache/requests<br />~ /openrisc/trunk/or1ksim/autom4te.cache/traces.0<br />~ /openrisc/trunk/or1ksim/ChangeLog<br />~ /openrisc/trunk/or1ksim/doc/or1ksim.info<br />~ /openrisc/trunk/or1ksim/doc/or1ksim.texi<br />~ /openrisc/trunk/or1ksim/doc/version.texi<br />~ /openrisc/trunk/or1ksim/peripheral/eth.c<br />~ /openrisc/trunk/or1ksim/toplevel-support.c<br />~ /openrisc/trunk/or1ksim/toplevel-support.h<br />~ /openrisc/trunk/or1ksim/toplevel.c<br />
julius
Thu, 09 Dec 2010 21:08:47 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=442
-
Changes for gdbserver.
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=441
<div><strong>Rev 441 - jeremybennett</strong> (4 file(s) modified)</div><div>Changes for gdbserver.</div>~ /openrisc/trunk/gnu-src/gdb-7.2/gdb/configure.tgt<br />~ /openrisc/trunk/gnu-src/gdb-7.2/gdb/gdbserver/configure.srv<br />+ /openrisc/trunk/gnu-src/gdb-7.2/gdb/gdbserver/linux-or32-low.c<br />+ /openrisc/trunk/gnu-src/gdb-7.2/gdb/regformats/reg-or32.dat<br />
jeremybennett
Thu, 09 Dec 2010 14:25:29 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=441
-
Updated documentation to describe new Ethernet usage.
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=440
<div><strong>Rev 440 - jeremybennett</strong> (84 file(s) modified)</div><div>Updated documentation to describe new Ethernet usage.</div>~ /openrisc/trunk/or1ksim/aclocal.m4<br />~ /openrisc/trunk/or1ksim/argtable2/Makefile.in<br />~ /openrisc/trunk/or1ksim/bpb/Makefile.in<br />+ /openrisc/trunk/or1ksim/brend.sh<br />+ /openrisc/trunk/or1ksim/brstart.sh<br />~ /openrisc/trunk/or1ksim/cache/Makefile.in<br />~ /openrisc/trunk/or1ksim/ChangeLog<br />~ /openrisc/trunk/or1ksim/configure<br />~ /openrisc/trunk/or1ksim/configure.ac<br />~ /openrisc/trunk/or1ksim/cpu/common/Makefile.in<br />~ /openrisc/trunk/or1ksim/cpu/dlx/Makefile.in<br />~ /openrisc/trunk/or1ksim/cpu/Makefile.in<br />~ /openrisc/trunk/or1ksim/cpu/or1k/Makefile.in<br />~ /openrisc/trunk/or1ksim/cpu/or32/Makefile.in<br />~ /openrisc/trunk/or1ksim/cuc/Makefile.in<br />~ /openrisc/trunk/or1ksim/debug/Makefile.in<br />~ /openrisc/trunk/or1ksim/doc/Makefile.in<br />~ /openrisc/trunk/or1ksim/doc/or1ksim.info<br />~ /openrisc/trunk/or1ksim/doc/or1ksim.texi<br />~ /openrisc/trunk/or1ksim/doc/version.texi<br />~ /openrisc/trunk/or1ksim/Makefile.in<br />~ /openrisc/trunk/or1ksim/mmu/Makefile.in<br />~ /openrisc/trunk/or1ksim/peripheral/channels/Makefile.in<br />~ /openrisc/trunk/or1ksim/peripheral/Makefile.in<br />~ /openrisc/trunk/or1ksim/pic/Makefile.in<br />~ /openrisc/trunk/or1ksim/pic/pic.c<br />~ /openrisc/trunk/or1ksim/pm/Makefile.in<br />~ /openrisc/trunk/or1ksim/port/Makefile.in<br />~ /openrisc/trunk/or1ksim/softfloat/Makefile.in<br />~ /openrisc/trunk/or1ksim/support/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/config/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/lib/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/libsim.tests/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/aclocal.m4<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/acv-gpio/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/acv-uart/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/basic/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cache/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cbasic/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cfg/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/ChangeLog<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure.ac<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/dhry/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/dmatest/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/eth/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except-test/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/exit/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/ext/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/fbtest/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/flag/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/fp/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/functest/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-logger/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-test/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/kbdtest/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/local-global/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/loop/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-async/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-common/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-dram/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-ssram/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-sync/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mem-test/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mmu/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mul/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mycompress/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/support/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/tick/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/uos/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/upcalls/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-iftest/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-inttest/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-jtag/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-upcalls/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code/Makefile.in<br />~ /openrisc/trunk/or1ksim/tick/Makefile.in<br />~ /openrisc/trunk/or1ksim/vapi/Makefile.in<br />
jeremybennett
Wed, 08 Dec 2010 19:35:51 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=440
-
ORPSoC update
Ethernet MAC synthesis issues with Actel Synplify D-2009.12A
Ethernet MAC ...
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=439
<div><strong>Rev 439 - julius</strong> (45 file(s) modified)</div><div>ORPSoC update<br />
<br />
Ethernet MAC synthesis issues with Actel Synplify D-2009.12A<br />
Ethernet MAC ...</div>~ /openrisc/trunk/orpsocv2/bench/sysc/include/OrpsocAccess.h<br />~ /openrisc/trunk/orpsocv2/bench/sysc/src/OrpsocAccess.cpp<br />~ /openrisc/trunk/orpsocv2/bench/verilog/or1200_monitor.v<br />~ /openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/backend/par/bin/Makefile<br />~ /openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/bench/verilog/include/eth_stim.v<br />~ /openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/rtl/verilog/include/ethmac_defines.v<br />~ /openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/rtl/verilog/include/orpsoc-params.v<br />~ /openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/rtl/verilog/orpsoc_top/orpsoc_top.v<br />~ /openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/syn/synplify/bin/Makefile<br />~ /openrisc/trunk/orpsocv2/boards/xilinx/ml501/bench/verilog/include/eth_stim.v<br />~ /openrisc/trunk/orpsocv2/boards/xilinx/ml501/rtl/verilog/include/ethmac_defines.v<br />~ /openrisc/trunk/orpsocv2/boards/xilinx/ml501/rtl/verilog/orpsoc_top/orpsoc_top.v<br />~ /openrisc/trunk/orpsocv2/boards/xilinx/ml501/rtl/verilog/xilinx_ddr2/xilinx_ddr2.v<br />~ /openrisc/trunk/orpsocv2/boards/xilinx/ml501/rtl/verilog/xilinx_ddr2/xilinx_ddr2_if.v<br />~ /openrisc/trunk/orpsocv2/boards/xilinx/ml501/sw/board/include/board.h<br />~ /openrisc/trunk/orpsocv2/boards/xilinx/ml501/syn/xst/bin/Makefile<br />~ /openrisc/trunk/orpsocv2/doc/orpsoc.texi<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/ethmac/ethmac.v<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/ethmac/eth_clockgen.v<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/ethmac/eth_fifo.v<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/ethmac/eth_miim.v<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/ethmac/eth_receivecontrol.v<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/ethmac/eth_registers.v<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/ethmac/eth_rxcounters.v<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/ethmac/eth_rxethmac.v<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/ethmac/eth_rxstatem.v<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/ethmac/eth_shiftreg.v<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/ethmac/eth_spram_256x32.v<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/ethmac/eth_transmitcontrol.v<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/ethmac/eth_txcounters.v<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/ethmac/eth_txethmac.v<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/ethmac/eth_wishbone.v<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/include/ethmac_defines.v<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/orpsoc_top/orpsoc_top.v<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/ram_wb/ram_wb.v<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/ram_wb/ram_wb_b3.v<br />~ /openrisc/trunk/orpsocv2/sw/drivers/or1200/link.ld<br />~ /openrisc/trunk/orpsocv2/sw/tests/ethmac/sim/ethmac-rx.c<br />~ /openrisc/trunk/orpsocv2/sw/tests/ethmac/sim/ethmac-rxtx.c<br />~ /openrisc/trunk/orpsocv2/sw/tests/ethmac/sim/ethmac-tx.c<br />+ /openrisc/trunk/orpsocv2/sw/tests/or1200/board/or1200-div.c<br />+ /openrisc/trunk/orpsocv2/sw/tests/or1200/board/or1200-mul.c<br />~ /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/or1200-dctest.c<br />~ /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/or1200-mmu.c<br />+ /openrisc/trunk/orpsocv2/sw/tests/uart/sim/uart-interruptloopback.c<br />
julius
Mon, 06 Dec 2010 15:22:50 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=439
-
Fix to newlib header and library locations.
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=438
<div><strong>Rev 438 - jeremybennett</strong> (2 file(s) modified)</div><div>Fix to newlib header and library locations.</div>~ /openrisc/trunk/gnu-src/bld-all.sh<br />~ /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/config/or32/or32.h<br />
jeremybennett
Fri, 03 Dec 2010 15:01:24 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=438
-
Or1ksim - ethernet peripheral update, working much better.
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=437
<div><strong>Rev 437 - julius</strong> (2 file(s) modified)</div><div>Or1ksim - ethernet peripheral update, working much better.</div>~ /openrisc/trunk/or1ksim/ChangeLog<br />~ /openrisc/trunk/or1ksim/peripheral/eth.c<br />
julius
Wed, 01 Dec 2010 01:06:24 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=437
-
Or1ksim ethernet TAP updates. Ethernet test still failing.
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=436
<div><strong>Rev 436 - julius</strong> (83 file(s) modified)</div><div>Or1ksim ethernet TAP updates. Ethernet test still failing.</div>~ /openrisc/trunk/or1ksim/aclocal.m4<br />~ /openrisc/trunk/or1ksim/argtable2/Makefile.in<br />~ /openrisc/trunk/or1ksim/autom4te.cache/output.0<br />~ /openrisc/trunk/or1ksim/autom4te.cache/output.1<br />~ /openrisc/trunk/or1ksim/autom4te.cache/requests<br />~ /openrisc/trunk/or1ksim/autom4te.cache/traces.0<br />~ /openrisc/trunk/or1ksim/bpb/Makefile.in<br />~ /openrisc/trunk/or1ksim/cache/Makefile.in<br />~ /openrisc/trunk/or1ksim/ChangeLog<br />~ /openrisc/trunk/or1ksim/configure<br />~ /openrisc/trunk/or1ksim/cpu/common/Makefile.in<br />~ /openrisc/trunk/or1ksim/cpu/dlx/Makefile.in<br />~ /openrisc/trunk/or1ksim/cpu/Makefile.in<br />~ /openrisc/trunk/or1ksim/cpu/or1k/Makefile.in<br />~ /openrisc/trunk/or1ksim/cpu/or1k/sprs.c<br />~ /openrisc/trunk/or1ksim/cpu/or32/Makefile.in<br />~ /openrisc/trunk/or1ksim/cuc/Makefile.in<br />~ /openrisc/trunk/or1ksim/debug/Makefile.in<br />~ /openrisc/trunk/or1ksim/doc/Makefile.in<br />~ /openrisc/trunk/or1ksim/doc/or1ksim.info<br />~ /openrisc/trunk/or1ksim/Makefile.in<br />~ /openrisc/trunk/or1ksim/mmu/Makefile.in<br />~ /openrisc/trunk/or1ksim/peripheral/channels/Makefile.in<br />~ /openrisc/trunk/or1ksim/peripheral/eth.c<br />~ /openrisc/trunk/or1ksim/peripheral/Makefile.in<br />~ /openrisc/trunk/or1ksim/pic/Makefile.in<br />~ /openrisc/trunk/or1ksim/pic/pic.c<br />~ /openrisc/trunk/or1ksim/pm/Makefile.in<br />~ /openrisc/trunk/or1ksim/port/Makefile.in<br />~ /openrisc/trunk/or1ksim/softfloat/Makefile.in<br />~ /openrisc/trunk/or1ksim/support/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/config/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/lib/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/libsim.tests/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/aclocal.m4<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/acv-gpio/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/acv-uart/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/basic/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cache/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cbasic/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cfg/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/dhry/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/dmatest/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/eth/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except-test/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/exit/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/ext/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/fbtest/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/flag/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/fp/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/functest/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-logger/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-test/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/kbdtest/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/local-global/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/loop/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-async/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-common/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-dram/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-ssram/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-sync/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mem-test/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mmu/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mul/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mycompress/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/support/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/tick/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/uos/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/upcalls/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-iftest/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-inttest/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-jtag/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-upcalls/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code/Makefile.in<br />~ /openrisc/trunk/or1ksim/tick/Makefile.in<br />~ /openrisc/trunk/or1ksim/vapi/Makefile.in<br />
julius
Tue, 30 Nov 2010 00:50:00 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=436
-
ORPSoC updates
OR1200 multiply/MAC/division unit update with serial multiply and
divide ...
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=435
<div><strong>Rev 435 - julius</strong> (15 file(s) modified)</div><div>ORPSoC updates<br />
OR1200 multiply/MAC/division unit update with serial multiply and <br />
divide ...</div>~ /openrisc/trunk/orpsocv2/bench/sysc/include/Or1200MonitorSC.h<br />~ /openrisc/trunk/orpsocv2/bench/sysc/src/Or1200MonitorSC.cpp<br />~ /openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/rtl/verilog/include/or1200_defines.v<br />- /openrisc/trunk/orpsocv2/boards/xilinx/ml501/rtl/ddr2_mig<br />~ /openrisc/trunk/orpsocv2/boards/xilinx/ml501/rtl/verilog/include/or1200_defines.v<br />~ /openrisc/trunk/orpsocv2/boards/xilinx/ml501/syn/xst/bin/Makefile<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/include/or1200_defines.v<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_alu.v<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_cpu.v<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_gmultp2_32x32.v<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_mult_mac.v<br />~ /openrisc/trunk/orpsocv2/sim/bin/Makefile<br />~ /openrisc/trunk/orpsocv2/sw/tests/ethmac/board/ethmac-ping.c<br />~ /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/or1200-div.c<br />+ /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/or1200-mul.c<br />
julius
Tue, 30 Nov 2010 00:08:53 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=435
-
Work in progress with new Ethernet TUN/TAP interface.
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=434
<div><strong>Rev 434 - jeremybennett</strong> (19 file(s) modified)</div><div>Work in progress with new Ethernet TUN/TAP interface.</div>~ /openrisc/trunk/or1ksim/ChangeLog<br />~ /openrisc/trunk/or1ksim/configure<br />~ /openrisc/trunk/or1ksim/configure.ac<br />~ /openrisc/trunk/or1ksim/doc/or1ksim.info<br />~ /openrisc/trunk/or1ksim/doc/version.texi<br />~ /openrisc/trunk/or1ksim/peripheral/eth.c<br />~ /openrisc/trunk/or1ksim/peripheral/eth.h<br />~ /openrisc/trunk/or1ksim/testsuite/ChangeLog<br />~ /openrisc/trunk/or1ksim/testsuite/libsim.tests/default.cfg<br />~ /openrisc/trunk/or1ksim/testsuite/libsim.tests/int-edge.cfg<br />~ /openrisc/trunk/or1ksim/testsuite/libsim.tests/int-level.cfg<br />~ /openrisc/trunk/or1ksim/testsuite/libsim.tests/upcalls.cfg<br />~ /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/default.cfg<br />~ /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/eth.cfg<br />~ /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/fp.cfg<br />~ /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/kbdtest.cfg<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/ChangeLog<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure.ac<br />
jeremybennett
Fri, 26 Nov 2010 18:45:29 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=434
-
New single program interrupt test programs.
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=433
<div><strong>Rev 433 - jeremybennett</strong> (2 file(s) modified)</div><div>New single program interrupt test programs.</div>+ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-logger/int-logger.c<br />+ /openrisc/trunk/or1ksim/testsuite/test-code/lib-inttest/lib-inttest.c<br />
jeremybennett
Thu, 25 Nov 2010 16:25:39 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=433
-
Updates to handle interrupts correctly.
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=432
<div><strong>Rev 432 - jeremybennett</strong> (99 file(s) modified)</div><div>Updates to handle interrupts correctly.</div>~ /openrisc/trunk/or1ksim/aclocal.m4<br />~ /openrisc/trunk/or1ksim/argtable2/Makefile.in<br />~ /openrisc/trunk/or1ksim/bpb/Makefile.in<br />~ /openrisc/trunk/or1ksim/cache/Makefile.in<br />~ /openrisc/trunk/or1ksim/ChangeLog<br />~ /openrisc/trunk/or1ksim/configure<br />~ /openrisc/trunk/or1ksim/configure.ac<br />~ /openrisc/trunk/or1ksim/cpu/common/Makefile.in<br />~ /openrisc/trunk/or1ksim/cpu/dlx/Makefile.in<br />~ /openrisc/trunk/or1ksim/cpu/Makefile.in<br />~ /openrisc/trunk/or1ksim/cpu/or1k/Makefile.in<br />~ /openrisc/trunk/or1ksim/cpu/or1k/spr-defs.h<br />~ /openrisc/trunk/or1ksim/cpu/or1k/sprs.c<br />~ /openrisc/trunk/or1ksim/cpu/or32/Makefile.in<br />~ /openrisc/trunk/or1ksim/cuc/Makefile.in<br />~ /openrisc/trunk/or1ksim/debug/Makefile.in<br />~ /openrisc/trunk/or1ksim/doc/Makefile.in<br />~ /openrisc/trunk/or1ksim/doc/or1ksim.info<br />~ /openrisc/trunk/or1ksim/doc/or1ksim.texi<br />~ /openrisc/trunk/or1ksim/doc/version.texi<br />~ /openrisc/trunk/or1ksim/libtoplevel.c<br />~ /openrisc/trunk/or1ksim/Makefile.in<br />~ /openrisc/trunk/or1ksim/mmu/Makefile.in<br />~ /openrisc/trunk/or1ksim/NEWS<br />~ /openrisc/trunk/or1ksim/peripheral/channels/Makefile.in<br />~ /openrisc/trunk/or1ksim/peripheral/Makefile.in<br />~ /openrisc/trunk/or1ksim/pic/Makefile.in<br />~ /openrisc/trunk/or1ksim/pic/pic.c<br />~ /openrisc/trunk/or1ksim/pm/Makefile.in<br />~ /openrisc/trunk/or1ksim/port/Makefile.in<br />~ /openrisc/trunk/or1ksim/sim-config.c<br />~ /openrisc/trunk/or1ksim/sim-config.h<br />~ /openrisc/trunk/or1ksim/softfloat/Makefile.in<br />~ /openrisc/trunk/or1ksim/support/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/ChangeLog<br />~ /openrisc/trunk/or1ksim/testsuite/config/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/lib/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/libsim.tests/int-edge.exp<br />~ /openrisc/trunk/or1ksim/testsuite/libsim.tests/int-level.exp<br />~ /openrisc/trunk/or1ksim/testsuite/libsim.tests/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/or1ksim.tests/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/README<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/aclocal.m4<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/acv-gpio/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/acv-uart/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/basic/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cache/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cbasic/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/cfg/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/ChangeLog<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure.ac<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/dhry/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/dmatest/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/eth/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except-test/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/except/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/exit/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/ext/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/fbtest/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/flag/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/fp/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/functest/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/Makefile.in<br />- /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-logger/int-logger-edge.c<br />- /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-logger/int-logger-level.c<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-logger/Makefile.am<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-logger/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/int-test/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/kbdtest/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/local-global/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/loop/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-async/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-common/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-dram/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-ssram/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-sync/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mem-test/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mmu/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mul/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mycompress/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/support/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/support/spr-defs.h<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/testfloat/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/tick/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/uos/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/upcalls/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-iftest/Makefile.in<br />- /openrisc/trunk/or1ksim/testsuite/test-code/lib-inttest/lib-inttest-edge.c<br />- /openrisc/trunk/or1ksim/testsuite/test-code/lib-inttest/lib-inttest-level.c<br />~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-inttest/Makefile.am<br />~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-inttest/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-jtag/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code/lib-upcalls/Makefile.in<br />~ /openrisc/trunk/or1ksim/testsuite/test-code/Makefile.in<br />~ /openrisc/trunk/or1ksim/tick/Makefile.in<br />~ /openrisc/trunk/or1ksim/vapi/Makefile.in<br />
jeremybennett
Thu, 25 Nov 2010 15:29:36 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=432
-
Updated and move OR1200 supplementary manual.
or_debug_proxy GDB RSP interface fix.
ORPSoC ...
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=431
<div><strong>Rev 431 - julius</strong> (11 file(s) modified)</div><div>Updated and move OR1200 supplementary manual.<br />
<br />
or_debug_proxy GDB RSP interface fix.<br />
<br />
ORPSoC ...</div>~ /openrisc/trunk/bootloaders/orpmon/include/build.h<br />- /openrisc/trunk/docs/openrisc1200_supplementary_prm.odt<br />- /openrisc/trunk/docs/openrisc1200_supplementary_prm.pdf<br />+ /openrisc/trunk/or1200/doc/openrisc1200_supplementary_prm.odt<br />+ /openrisc/trunk/or1200/doc/openrisc1200_supplementary_prm.pdf<br />~ /openrisc/trunk/orpsocv2/sim/bin/Makefile<br />~ /openrisc/trunk/orpsocv2/sim/bin/or1ksim-orpsocv2.cfg<br />~ /openrisc/trunk/orpsocv2/sw/tests/uart/sim/uart-interrupt.c<br />~ /openrisc/trunk/orpsocv2/sw/tests/uart/sim/uart-simple.c<br />~ /openrisc/trunk/or_debug_proxy/ChangeLog<br />~ /openrisc/trunk/or_debug_proxy/src/gdb.c<br />
julius
Tue, 23 Nov 2010 16:38:01 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=431
-
or1ksim - clarifying interrupt behavior in code and documentation.
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=430
<div><strong>Rev 430 - julius</strong> (7 file(s) modified)</div><div>or1ksim - clarifying interrupt behavior in code and documentation.</div>~ /openrisc/trunk/or1ksim/ChangeLog<br />~ /openrisc/trunk/or1ksim/cpu/common/execute.h<br />~ /openrisc/trunk/or1ksim/cpu/or1k/sprs.c<br />~ /openrisc/trunk/or1ksim/doc/or1ksim.info<br />~ /openrisc/trunk/or1ksim/doc/or1ksim.texi<br />~ /openrisc/trunk/or1ksim/doc/version.texi<br />~ /openrisc/trunk/or1ksim/pic/pic.c<br />
julius
Mon, 22 Nov 2010 18:51:41 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=430
© copyright 1999-2026
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.