URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Error creating feed file, please check write permissions.
openrisc
WebSVN RSS feed - openrisc
https://opencores.org/websvn//websvn/listing?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&
Fri, 10 Apr 2026 19:11:01 +0100
FeedCreator 1.7.2
-
Missing parts of checkin from revision 515. Version now 1.0rc4.
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=518
<div><strong>Rev 518 - julius</strong> (3 file(s) modified)</div><div>Missing parts of checkin from revision 515. Version now 1.0rc4.</div>~ /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/BASE-VER<br />~ /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/config/or32/or32.c<br />~ /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/config/or32/or32.md<br />
julius
Sun, 10 Apr 2011 16:23:47 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=518
-
newlib updates with or1k support functions, libgloss cleanup
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=517
<div><strong>Rev 517 - julius</strong> (21 file(s) modified)</div><div>newlib updates with or1k support functions, libgloss cleanup</div>~ /openrisc/trunk/gnu-src/newlib-1.18.0/libgloss/or32/crt0.S<br />~ /openrisc/trunk/gnu-src/newlib-1.18.0/libgloss/or32/fstat.c<br />~ /openrisc/trunk/gnu-src/newlib-1.18.0/libgloss/or32/isatty.c<br />~ /openrisc/trunk/gnu-src/newlib-1.18.0/libgloss/or32/lseek.c<br />~ /openrisc/trunk/gnu-src/newlib-1.18.0/libgloss/or32/Makefile.in<br />- /openrisc/trunk/gnu-src/newlib-1.18.0/libgloss/or32/or1k-support.h<br />~ /openrisc/trunk/gnu-src/newlib-1.18.0/libgloss/or32/read.c<br />- /openrisc/trunk/gnu-src/newlib-1.18.0/libgloss/or32/spr-defs.h<br />- /openrisc/trunk/gnu-src/newlib-1.18.0/libgloss/or32/uart-dummy.c<br />~ /openrisc/trunk/gnu-src/newlib-1.18.0/libgloss/or32/uart.c<br />~ /openrisc/trunk/gnu-src/newlib-1.18.0/libgloss/or32/write.c<br />- /openrisc/trunk/gnu-src/newlib-1.18.0/libgloss/or32/_cache.S<br />- /openrisc/trunk/gnu-src/newlib-1.18.0/libgloss/or32/_exception_handler.S<br />~ /openrisc/trunk/gnu-src/newlib-1.18.0/libgloss/or32/_exit.c<br />- /openrisc/trunk/gnu-src/newlib-1.18.0/libgloss/or32/_interrupt_handler.S<br />+ /openrisc/trunk/gnu-src/newlib-1.18.0/newlib/libc/machine/or32/include<br />+ /openrisc/trunk/gnu-src/newlib-1.18.0/newlib/libc/machine/or32/include/or1k-newlib-support.h<br />+ /openrisc/trunk/gnu-src/newlib-1.18.0/newlib/libc/machine/or32/include/spr-defs.h<br />~ /openrisc/trunk/gnu-src/newlib-1.18.0/newlib/libc/machine/or32/Makefile.in<br />+ /openrisc/trunk/gnu-src/newlib-1.18.0/newlib/libc/machine/or32/or1k-support-asm.S<br />+ /openrisc/trunk/gnu-src/newlib-1.18.0/newlib/libc/machine/or32/or1k-support.c<br />
julius
Sat, 09 Apr 2011 22:48:26 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=517
-
Minor synch with recent changes by Joern.
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=515
<div><strong>Rev 515 - jeremybennett</strong> (2 file(s) modified)</div><div>Minor synch with recent changes by Joern.</div>~ /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/ChangeLog.or32<br />~ /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/config/or32/or32.h<br />
jeremybennett
Sat, 09 Apr 2011 16:05:32 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=515
-
Changes for version 1.0rc3 for OpenRISC 1000. Various bugs and ...
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=514
<div><strong>Rev 514 - jeremybennett</strong> (13 file(s) modified)</div><div>Changes for version 1.0rc3 for OpenRISC 1000. Various bugs and ...</div>~ /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/BASE-VER<br />~ /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/ChangeLog.or32<br />~ /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/config/or32/or32.h<br />~ /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/gcc.c<br />~ /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/testsuite/ChangeLog.or32<br />~ /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/testsuite/gcc.dg/c99-stdint-1.c<br />~ /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/testsuite/gcc.dg/c99-stdint-2.c<br />~ /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/testsuite/lib/profopt.exp<br />~ /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/testsuite/lib/target-supports.exp<br />~ /openrisc/trunk/gnu-src/gcc-4.5.1/libstdc++-v3/ChangeLog.or32<br />~ /openrisc/trunk/gnu-src/gcc-4.5.1/libstdc++-v3/testsuite/18_support/numeric_limits/lowest.cc<br />~ /openrisc/trunk/gnu-src/gcc-4.5.1/libstdc++-v3/testsuite/21_strings/basic_string/requirements/typedefs.cc<br />~ /openrisc/trunk/gnu-src/gcc-4.5.1/libstdc++-v3/testsuite/ext/profile/mh.cc<br />
jeremybennett
Sat, 09 Apr 2011 13:19:40 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=514
-
Updates for release 1.0rc3 for the OpenRISC 1000.
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=512
<div><strong>Rev 512 - jeremybennett</strong> (18 file(s) modified)</div><div>Updates for release 1.0rc3 for the OpenRISC 1000.</div>~ /openrisc/trunk/gnu-src/gdb-7.2/bfd/doc/bfd.info<br />~ /openrisc/trunk/gnu-src/gdb-7.2/bfd/doc/reloc.texi<br />~ /openrisc/trunk/gnu-src/gdb-7.2/gdb/ChangeLog.or32<br />~ /openrisc/trunk/gnu-src/gdb-7.2/gdb/doc/gdb.info<br />~ /openrisc/trunk/gnu-src/gdb-7.2/gdb/doc/gdb.info-1<br />~ /openrisc/trunk/gnu-src/gdb-7.2/gdb/doc/gdb.info-2<br />~ /openrisc/trunk/gnu-src/gdb-7.2/gdb/doc/gdb.info-3<br />~ /openrisc/trunk/gnu-src/gdb-7.2/gdb/doc/gdb.info-4<br />~ /openrisc/trunk/gnu-src/gdb-7.2/gdb/doc/gdb.info-5<br />~ /openrisc/trunk/gnu-src/gdb-7.2/gdb/doc/gdb.info-6<br />~ /openrisc/trunk/gnu-src/gdb-7.2/gdb/doc/GDBvn.texi<br />~ /openrisc/trunk/gnu-src/gdb-7.2/gdb/gdbserver/ChangeLog.or32<br />~ /openrisc/trunk/gnu-src/gdb-7.2/gdb/gdbserver/configure.srv<br />~ /openrisc/trunk/gnu-src/gdb-7.2/gdb/gdbserver/linux-or32-low.c<br />~ /openrisc/trunk/gnu-src/gdb-7.2/gdb/gdbserver/Makefile.in<br />~ /openrisc/trunk/gnu-src/gdb-7.2/gdb/NEWS.or32<br />~ /openrisc/trunk/gnu-src/gdb-7.2/gdb/po/gdb.pot<br />~ /openrisc/trunk/gnu-src/gdb-7.2/gdb/version.in<br />
jeremybennett
Sat, 09 Apr 2011 10:05:48 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=512
-
Updates for release 0.5.1rc1.
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=510
<div><strong>Rev 510 - jeremybennett</strong> (9 file(s) modified)</div><div>Updates for release 0.5.1rc1.</div>~ /openrisc/trunk/or1ksim/ChangeLog<br />~ /openrisc/trunk/or1ksim/configure<br />~ /openrisc/trunk/or1ksim/configure.ac<br />~ /openrisc/trunk/or1ksim/doc/or1ksim.info<br />~ /openrisc/trunk/or1ksim/doc/version.texi<br />~ /openrisc/trunk/or1ksim/NEWS<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/ChangeLog<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure.ac<br />
jeremybennett
Fri, 08 Apr 2011 10:58:58 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=510
-
Updates for Or1ksim 0.5.0rc3.
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=508
<div><strong>Rev 508 - jeremybennett</strong> (14 file(s) modified)</div><div>Updates for Or1ksim 0.5.0rc3.</div>+ /openrisc/trunk/or1ksim/brend-static.sh<br />~ /openrisc/trunk/or1ksim/brend.sh<br />+ /openrisc/trunk/or1ksim/brstart-static.sh<br />~ /openrisc/trunk/or1ksim/ChangeLog<br />~ /openrisc/trunk/or1ksim/configure<br />~ /openrisc/trunk/or1ksim/configure.ac<br />~ /openrisc/trunk/or1ksim/cpu/or1k/sprs.c<br />~ /openrisc/trunk/or1ksim/doc/or1ksim.info<br />~ /openrisc/trunk/or1ksim/doc/or1ksim.texi<br />~ /openrisc/trunk/or1ksim/NEWS<br />~ /openrisc/trunk/or1ksim/peripheral/eth.c<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/ChangeLog<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure<br />~ /openrisc/trunk/or1ksim/testsuite/test-code-or1k/configure.ac<br />
jeremybennett
Thu, 07 Apr 2011 11:09:33 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=508
-
Newlib libgloss board support update. Corresponding GCC port changes to ...
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=507
<div><strong>Rev 507 - julius</strong> (28 file(s) modified)</div><div>Newlib libgloss board support update. Corresponding GCC port changes to ...</div>~ /openrisc/trunk/gnu-src/boards/or32-elf-sim.exp<br />~ /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/config/or32/or32.h<br />~ /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/config/or32/or32.opt<br />~ /openrisc/trunk/gnu-src/newlib-1.18.0/libgloss/or32/crt0.S<br />- /openrisc/trunk/gnu-src/newlib-1.18.0/libgloss/or32/fstat-uart.c<br />/openrisc/trunk/gnu-src/newlib-1.18.0/libgloss/or32/fstat.c<br />- /openrisc/trunk/gnu-src/newlib-1.18.0/libgloss/or32/isatty-uart.c<br />/openrisc/trunk/gnu-src/newlib-1.18.0/libgloss/or32/isatty.c<br />- /openrisc/trunk/gnu-src/newlib-1.18.0/libgloss/or32/lseek-uart.c<br />/openrisc/trunk/gnu-src/newlib-1.18.0/libgloss/or32/lseek.c<br />~ /openrisc/trunk/gnu-src/newlib-1.18.0/libgloss/or32/Makefile.in<br />+ /openrisc/trunk/gnu-src/newlib-1.18.0/libgloss/or32/ml501.S<br />+ /openrisc/trunk/gnu-src/newlib-1.18.0/libgloss/or32/or1k-support.h<br />- /openrisc/trunk/gnu-src/newlib-1.18.0/libgloss/or32/or1ksim-board.h<br />+ /openrisc/trunk/gnu-src/newlib-1.18.0/libgloss/or32/or1ksim-uart.S<br />+ /openrisc/trunk/gnu-src/newlib-1.18.0/libgloss/or32/or1ksim.S<br />+ /openrisc/trunk/gnu-src/newlib-1.18.0/libgloss/or32/ordb1a3pe1500.S<br />+ /openrisc/trunk/gnu-src/newlib-1.18.0/libgloss/or32/orpsocrefdesign.S<br />- /openrisc/trunk/gnu-src/newlib-1.18.0/libgloss/or32/read-uart.c<br />~ /openrisc/trunk/gnu-src/newlib-1.18.0/libgloss/or32/read.c<br />~ /openrisc/trunk/gnu-src/newlib-1.18.0/libgloss/or32/sim.cfg<br />~ /openrisc/trunk/gnu-src/newlib-1.18.0/libgloss/or32/uart.c<br />- /openrisc/trunk/gnu-src/newlib-1.18.0/libgloss/or32/write-uart.c<br />~ /openrisc/trunk/gnu-src/newlib-1.18.0/libgloss/or32/write.c<br />+ /openrisc/trunk/gnu-src/newlib-1.18.0/libgloss/or32/_cache.S<br />+ /openrisc/trunk/gnu-src/newlib-1.18.0/libgloss/or32/_exception_handler.S<br />~ /openrisc/trunk/gnu-src/newlib-1.18.0/libgloss/or32/_exit.c<br />+ /openrisc/trunk/gnu-src/newlib-1.18.0/libgloss/or32/_interrupt_handler.S<br />
julius
Fri, 01 Apr 2011 14:28:52 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=507
-
ORPSoC or1200 interrupt and syscall generation test
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=506
<div><strong>Rev 506 - julius</strong> (9 file(s) modified)</div><div>ORPSoC or1200 interrupt and syscall generation test</div>~ /openrisc/trunk/orpsocv2/rtl/verilog/arbiter/arbiter_bytebus.v<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/include/orpsoc-defines.v<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/include/orpsoc-params.v<br />+ /openrisc/trunk/orpsocv2/rtl/verilog/intgen<br />+ /openrisc/trunk/orpsocv2/rtl/verilog/intgen/intgen.v<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/orpsoc_top/orpsoc_top.v<br />~ /openrisc/trunk/orpsocv2/sw/board/include/board.h<br />~ /openrisc/trunk/orpsocv2/sw/Makefile.inc<br />+ /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/or1200-intsyscall.S<br />
julius
Thu, 31 Mar 2011 15:16:20 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=506
-
OR1200 overflow detection fixup
SPIflash program update
or1200 driver library timer improvement
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=505
<div><strong>Rev 505 - julius</strong> (5 file(s) modified)</div><div>OR1200 overflow detection fixup<br />
<br />
SPIflash program update<br />
<br />
or1200 driver library timer improvement</div>~ /openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_mult_mac.v<br />~ /openrisc/trunk/orpsocv2/sw/apps/spiflash/README<br />~ /openrisc/trunk/orpsocv2/sw/apps/spiflash/spiflash-program.ld<br />~ /openrisc/trunk/orpsocv2/sw/drivers/or1200/or1200-utils.c<br />~ /openrisc/trunk/orpsocv2/sw/drivers/simple-spi/simple-spi.c<br />
julius
Thu, 31 Mar 2011 14:43:17 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=505
-
ORPSoC ALU update with new comparison configuration option, software test ...
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=504
<div><strong>Rev 504 - julius</strong> (4 file(s) modified)</div><div>ORPSoC ALU update with new comparison configuration option, software test ...</div>~ /openrisc/trunk/orpsocv2/rtl/verilog/include/or1200_defines.v<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_alu.v<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_rf.v<br />+ /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/or1200-sf.S<br />
julius
Mon, 14 Mar 2011 18:51:14 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=504
-
ORPSoC's or1200 defines fix to indicate we don't actually have ...
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=503
<div><strong>Rev 503 - julius</strong> (3 file(s) modified)</div><div>ORPSoC's or1200 defines fix to indicate we don't actually have ...</div>~ /openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/rtl/verilog/include/or1200_defines.v<br />~ /openrisc/trunk/orpsocv2/boards/xilinx/ml501/rtl/verilog/include/or1200_defines.v<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/include/or1200_defines.v<br />
julius
Sun, 13 Mar 2011 22:49:48 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=503
-
ORPSoC update - or1200, ethmac Xilinx fifos
or1200 in ORPSoC has ...
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=502
<div><strong>Rev 502 - julius</strong> (14 file(s) modified)</div><div>ORPSoC update - or1200, ethmac Xilinx fifos<br />
or1200 in ORPSoC has ...</div>~ /openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/rtl/verilog/include/or1200_defines.v<br />~ /openrisc/trunk/orpsocv2/boards/xilinx/ml501/rtl/verilog/include/ethmac_defines.v<br />~ /openrisc/trunk/orpsocv2/boards/xilinx/ml501/rtl/verilog/include/or1200_defines.v<br />~ /openrisc/trunk/orpsocv2/boards/xilinx/ml501/rtl/verilog/include/uart_defines.v<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/ethmac/eth_fifo.v<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/include/or1200_defines.v<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_alu.v<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_cpu.v<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_except.v<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_mult_mac.v<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_sprs.v<br />~ /openrisc/trunk/orpsocv2/sim/bin/Makefile<br />+ /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/or1200-cy.S<br />+ /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/or1200-ov.S<br />
julius
Fri, 11 Mar 2011 18:47:48 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=502
-
ORPSoC or1200 mult/mac/divide unit serial arith bug fixed.
ORPSoC or1200 defines ...
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=501
<div><strong>Rev 501 - julius</strong> (2 file(s) modified)</div><div>ORPSoC or1200 mult/mac/divide unit serial arith bug fixed.<br />
ORPSoC or1200 defines ...</div>~ /openrisc/trunk/orpsocv2/rtl/verilog/include/or1200_defines.v<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_mult_mac.v<br />
julius
Thu, 10 Mar 2011 18:19:40 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=501
-
ORPSoC's System C UART model can now accept input from ...
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=500
<div><strong>Rev 500 - julius</strong> (5 file(s) modified)</div><div>ORPSoC's System C UART model can now accept input from ...</div>~ /openrisc/trunk/orpsocv2/bench/sysc/include/UartSC.h<br />~ /openrisc/trunk/orpsocv2/bench/sysc/src/OrpsocMain.cpp<br />~ /openrisc/trunk/orpsocv2/bench/sysc/src/UartSC.cpp<br />~ /openrisc/trunk/orpsocv2/boards/xilinx/ml501/sim/bin/Makefile<br />~ /openrisc/trunk/orpsocv2/sim/bin/Makefile<br />
julius
Thu, 10 Mar 2011 15:22:20 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=500
-
ORPSoC OR1200 updates - added l.ext instructions with tests, ammended ...
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=499
<div><strong>Rev 499 - julius</strong> (12 file(s) modified)</div><div>ORPSoC OR1200 updates - added l.ext instructions with tests, ammended ...</div>~ /openrisc/trunk/orpsocv2/boards/actel/ordb1a3pe1500/rtl/verilog/include/or1200_defines.v<br />~ /openrisc/trunk/orpsocv2/boards/xilinx/ml501/rtl/verilog/include/or1200_defines.v<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/include/or1200_defines.v<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_alu.v<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_cpu.v<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_ctrl.v<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_freeze.v<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/or1200/or1200_mult_mac.v<br />~ /openrisc/trunk/orpsocv2/sim/bin/Makefile<br />+ /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/or1200-ext.S<br />~ /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/or1200-ffl1.S<br />~ /openrisc/trunk/orpsocv2/sw/tests/or1200/sim/or1200-mac.S<br />
julius
Wed, 09 Mar 2011 22:18:11 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=499
-
or_debug_proxy updates to documentation and Makefile related to latest ftd2xx ...
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=498
<div><strong>Rev 498 - julius</strong> (3 file(s) modified)</div><div>or_debug_proxy updates to documentation and Makefile related to latest ftd2xx ...</div>~ /openrisc/trunk/or_debug_proxy/ChangeLog<br />~ /openrisc/trunk/or_debug_proxy/Makefile<br />~ /openrisc/trunk/or_debug_proxy/README<br />
julius
Tue, 08 Mar 2011 09:30:07 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=498
-
or_debug_proxy updates
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=497
<div><strong>Rev 497 - julius</strong> (5 file(s) modified)</div><div>or_debug_proxy updates</div>~ /openrisc/trunk/or_debug_proxy/ChangeLog<br />~ /openrisc/trunk/or_debug_proxy/includes/gdb.h<br />~ /openrisc/trunk/or_debug_proxy/README<br />~ /openrisc/trunk/or_debug_proxy/src/gdb.c<br />~ /openrisc/trunk/or_debug_proxy/src/or_debug_proxy.c<br />
julius
Mon, 07 Mar 2011 13:18:49 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=497
-
ORPSoC ml501 updates - increased frequency, updated documentation
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=496
<div><strong>Rev 496 - julius</strong> (6 file(s) modified)</div><div>ORPSoC ml501 updates - increased frequency, updated documentation</div>~ /openrisc/trunk/orpsocv2/boards/xilinx/ml501/backend/par/bin/ml501.ucf<br />~ /openrisc/trunk/orpsocv2/boards/xilinx/ml501/rtl/verilog/clkgen/clkgen.v<br />~ /openrisc/trunk/orpsocv2/boards/xilinx/ml501/rtl/verilog/include/uart_defines.v<br />~ /openrisc/trunk/orpsocv2/boards/xilinx/ml501/sw/board/include/board.h<br />~ /openrisc/trunk/orpsocv2/doc/orpsoc.texi<br />~ /openrisc/trunk/orpsocv2/sw/tests/ethmac/board/ethmac-ping.c<br />
julius
Mon, 07 Mar 2011 11:52:26 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=496
-
ORPSoC adding more accessor functions to Micron SDRAM model.
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=495
<div><strong>Rev 495 - julius</strong> (1 file(s) modified)</div><div>ORPSoC adding more accessor functions to Micron SDRAM model.</div>~ /openrisc/trunk/orpsocv2/bench/verilog/mt48lc16m16a2.v<br />
julius
Mon, 07 Mar 2011 11:44:55 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2F&rev=495
© copyright 1999-2026
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.