OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Error creating feed file, please check write permissions.
openrisc WebSVN RSS feed - openrisc https://opencores.org/websvn//websvn/listing?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Fdocs%2F& Fri, 29 Mar 2024 07:31:15 +0100 FeedCreator 1.7.2 Publish OR1K 1.1 architecture spec Changelog: - Add atomicity chapter. - Add l.lwa ... https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Fdocs%2F&rev=867 <div><strong>Rev 867 - stekern</strong> (2 file(s) modified)</div><div>Publish OR1K 1.1 architecture spec<br /> <br /> Changelog:<br /> - Add atomicity chapter.<br /> - Add l.lwa ...</div>+ /openrisc/trunk/docs/openrisc-arch-1.1-rev0.odt<br />+ /openrisc/trunk/docs/openrisc-arch-1.1-rev0.pdf<br /> stekern Mon, 12 May 2014 10:33:07 +0100 https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Fdocs%2F&rev=867 Publish OR1K 1.0 architecture spec https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Fdocs%2F&rev=855 <div><strong>Rev 855 - julius</strong> (9 file(s) modified)</div><div>Publish OR1K 1.0 architecture spec</div>+ /openrisc/trunk/docs/archive<br />+ /openrisc/trunk/docs/archive/openrisc_arch.doc<br />+ /openrisc/trunk/docs/archive/openrisc_arch.pdf<br />+ /openrisc/trunk/docs/archive/openrisc_arch_draft.odt<br />+ /openrisc/trunk/docs/openrisc-arch-1.0-rev0.odt<br />+ /openrisc/trunk/docs/openrisc-arch-1.0-rev0.pdf<br />- /openrisc/trunk/docs/openrisc_arch.doc<br />- /openrisc/trunk/docs/openrisc_arch.pdf<br />- /openrisc/trunk/docs/openrisc_arch_draft.odt<br /> julius Thu, 13 Dec 2012 21:49:54 +0100 https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Fdocs%2F&rev=855 docs: OR1K architecture now labeled as revision 0 in draft ... https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Fdocs%2F&rev=648 <div><strong>Rev 648 - julius</strong> (1 file(s) modified)</div><div>docs: OR1K architecture now labeled as revision 0 in draft ...</div>~ /openrisc/trunk/docs/openrisc_arch_draft.odt<br /> julius Mon, 19 Sep 2011 19:52:23 +0100 https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Fdocs%2F&rev=648 Some ABI updates (64-bit values in 32-bit registers, FP optional) https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Fdocs%2F&rev=534 <div><strong>Rev 534 - yannv</strong> (1 file(s) modified)</div><div>Some ABI updates (64-bit values in 32-bit registers, FP optional)</div>~ /openrisc/trunk/docs/openrisc_arch_draft.odt<br /> yannv Fri, 29 Apr 2011 12:43:50 +0100 https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Fdocs%2F&rev=534 First draft of 2011 review of OR1K architecture specification. https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Fdocs%2F&rev=533 <div><strong>Rev 533 - yannv</strong> (1 file(s) modified)</div><div>First draft of 2011 review of OR1K architecture specification.</div>+ /openrisc/trunk/docs/openrisc_arch_draft.odt<br /> yannv Fri, 29 Apr 2011 08:49:55 +0100 https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Fdocs%2F&rev=533 Updated and move OR1200 supplementary manual. or_debug_proxy GDB RSP interface fix. ORPSoC ... https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Fdocs%2F&rev=431 <div><strong>Rev 431 - julius</strong> (11 file(s) modified)</div><div>Updated and move OR1200 supplementary manual.<br /> <br /> or_debug_proxy GDB RSP interface fix.<br /> <br /> ORPSoC ...</div>~ /openrisc/trunk/bootloaders/orpmon/include/build.h<br />- /openrisc/trunk/docs/openrisc1200_supplementary_prm.odt<br />- /openrisc/trunk/docs/openrisc1200_supplementary_prm.pdf<br />+ /openrisc/trunk/or1200/doc/openrisc1200_supplementary_prm.odt<br />+ /openrisc/trunk/or1200/doc/openrisc1200_supplementary_prm.pdf<br />~ /openrisc/trunk/orpsocv2/sim/bin/Makefile<br />~ /openrisc/trunk/orpsocv2/sim/bin/or1ksim-orpsocv2.cfg<br />~ /openrisc/trunk/orpsocv2/sw/tests/uart/sim/uart-interrupt.c<br />~ /openrisc/trunk/orpsocv2/sw/tests/uart/sim/uart-simple.c<br />~ /openrisc/trunk/or_debug_proxy/ChangeLog<br />~ /openrisc/trunk/or_debug_proxy/src/gdb.c<br /> julius Tue, 23 Nov 2010 16:38:01 +0100 https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Fdocs%2F&rev=431 Removing duplicate OR1200 spec from docs/ path, original in or1200/doc ... https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Fdocs%2F&rev=359 <div><strong>Rev 359 - julius</strong> (6 file(s) modified)</div><div>Removing duplicate OR1200 spec from docs/ path, original in or1200/doc ...</div>- /openrisc/trunk/docs/openrisc1200_spec.doc<br />- /openrisc/trunk/docs/openrisc1200_spec.pdf<br />- /openrisc/trunk/docs/openrisc1200_spec_0.7_jp.doc<br />- /openrisc/trunk/docs/openrisc1200_spec_0.7_jp.pdf<br />+ /openrisc/trunk/or1200/doc/openrisc1200_spec_0.7_jp.doc<br />+ /openrisc/trunk/or1200/doc/openrisc1200_spec_0.7_jp.pdf<br /> julius Fri, 10 Sep 2010 11:18:59 +0100 https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Fdocs%2F&rev=359 OR1200 RTL and ORPSoCv2 update, fixing Verilator build capability. ... https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Fdocs%2F&rev=353 <div><strong>Rev 353 - julius</strong> (19 file(s) modified)</div><div>OR1200 RTL and ORPSoCv2 update, fixing Verilator build capability.<br /> * or1200/rtl/verilog/or1200_sprs.v: ...</div>~ /openrisc/trunk/bootloaders/orpmon/config.mk<br />~ /openrisc/trunk/bootloaders/orpmon/flash.ld<br />~ /openrisc/trunk/bootloaders/orpmon/include/build.h<br />~ /openrisc/trunk/bootloaders/orpmon/ram.ld<br />~ /openrisc/trunk/bootloaders/orpmon/reset.S<br />~ /openrisc/trunk/docs/openrisc1200_supplementary_prm.odt<br />~ /openrisc/trunk/or1200/rtl/verilog/or1200_ctrl.v<br />~ /openrisc/trunk/or1200/rtl/verilog/or1200_except.v<br />~ /openrisc/trunk/or1200/rtl/verilog/or1200_sprs.v<br />~ /openrisc/trunk/orpsocv2/bench/sysc/include/Or1200MonitorSC.h<br />~ /openrisc/trunk/orpsocv2/bench/sysc/include/OrpsocAccess.h<br />~ /openrisc/trunk/orpsocv2/bench/sysc/src/Or1200MonitorSC.cpp<br />~ /openrisc/trunk/orpsocv2/bench/sysc/src/OrpsocAccess.cpp<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/components/or1200/or1200_ctrl.v<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/components/or1200/or1200_except.v<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/components/or1200/or1200_sprs.v<br />~ /openrisc/trunk/orpsocv2/rtl/verilog/components/wb_ram_b3/wb_ram_b3.v<br />~ /openrisc/trunk/or_debug_proxy/Makefile<br />~ /openrisc/trunk/or_debug_proxy/src/gdb.c<br /> julius Wed, 08 Sep 2010 15:42:13 +0100 https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Fdocs%2F&rev=353 Changed or1200 supplementary manual from referring or or1200v2 to be ... https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Fdocs%2F&rev=257 <div><strong>Rev 257 - julius</strong> (4 file(s) modified)</div><div>Changed or1200 supplementary manual from referring or or1200v2 to be ...</div>- /openrisc/trunk/docs/openrisc1200v2_supplementary_prm.odt<br />- /openrisc/trunk/docs/openrisc1200v2_supplementary_prm.pdf<br />+ /openrisc/trunk/docs/openrisc1200_supplementary_prm.odt<br />+ /openrisc/trunk/docs/openrisc1200_supplementary_prm.pdf<br /> julius Mon, 30 Aug 2010 13:12:21 +0100 https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Fdocs%2F&rev=257 Japanes translation of the OpenRISC specification by Takashi Okawa. https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Fdocs%2F&rev=231 <div><strong>Rev 231 - jeremybennett</strong> (2 file(s) modified)</div><div>Japanes translation of the OpenRISC specification by Takashi Okawa.</div>+ /openrisc/trunk/docs/openrisc1200_spec_0.7_jp.doc<br />+ /openrisc/trunk/docs/openrisc1200_spec_0.7_jp.pdf<br /> jeremybennett Mon, 02 Aug 2010 07:59:54 +0100 https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Fdocs%2F&rev=231 Updated to clarify use of r9 in the l.jalr delay ... https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Fdocs%2F&rev=191 <div><strong>Rev 191 - jeremybennett</strong> (2 file(s) modified)</div><div>Updated to clarify use of r9 in the l.jalr delay ...</div>~ /openrisc/trunk/docs/openrisc1200v2_supplementary_prm.odt<br />~ /openrisc/trunk/docs/openrisc1200v2_supplementary_prm.pdf<br /> jeremybennett Tue, 13 Jul 2010 18:40:55 +0100 https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Fdocs%2F&rev=191 Previous commit was before saving file. https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Fdocs%2F&rev=129 <div><strong>Rev 129 - jeremybennett</strong> (1 file(s) modified)</div><div>Previous commit was before saving file.</div>~ /openrisc/trunk/docs/openrisc1200v2_supplementary_prm.odt<br /> jeremybennett Wed, 16 Jun 2010 15:02:20 +0100 https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Fdocs%2F&rev=129 More explanation of l.xori. https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Fdocs%2F&rev=126 <div><strong>Rev 126 - jeremybennett</strong> (1 file(s) modified)</div><div>More explanation of l.xori.</div>~ /openrisc/trunk/docs/openrisc1200v2_supplementary_prm.pdf<br /> jeremybennett Wed, 16 Jun 2010 14:05:55 +0100 https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Fdocs%2F&rev=126 Update to specification of l.xori. https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Fdocs%2F&rev=125 <div><strong>Rev 125 - jeremybennett</strong> (2 file(s) modified)</div><div>Update to specification of l.xori.</div>~ /openrisc/trunk/docs/openrisc1200v2_supplementary_prm.odt<br />~ /openrisc/trunk/docs/openrisc1200v2_supplementary_prm.pdf<br /> jeremybennett Wed, 16 Jun 2010 07:10:26 +0100 https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Fdocs%2F&rev=125 Documents exception generation by l.jalr and l.jr https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Fdocs%2F&rev=120 <div><strong>Rev 120 - jeremybennett</strong> (2 file(s) modified)</div><div>Documents exception generation by l.jalr and l.jr</div>~ /openrisc/trunk/docs/openrisc1200v2_supplementary_prm.odt<br />~ /openrisc/trunk/docs/openrisc1200v2_supplementary_prm.pdf<br /> jeremybennett Mon, 14 Jun 2010 17:59:42 +0100 https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Fdocs%2F&rev=120 Updated to clarify exceptions for division and details of multiplication. https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Fdocs%2F&rev=119 <div><strong>Rev 119 - jeremybennett</strong> (2 file(s) modified)</div><div>Updated to clarify exceptions for division and details of multiplication.</div>~ /openrisc/trunk/docs/openrisc1200v2_supplementary_prm.odt<br />~ /openrisc/trunk/docs/openrisc1200v2_supplementary_prm.pdf<br /> jeremybennett Mon, 14 Jun 2010 06:14:15 +0100 https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Fdocs%2F&rev=119 Updates on l.ff1, l.fl1 and l.maci. https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Fdocs%2F&rev=117 <div><strong>Rev 117 - jeremybennett</strong> (2 file(s) modified)</div><div>Updates on l.ff1, l.fl1 and l.maci.</div>~ /openrisc/trunk/docs/openrisc1200v2_supplementary_prm.odt<br />~ /openrisc/trunk/docs/openrisc1200v2_supplementary_prm.pdf<br /> jeremybennett Fri, 11 Jun 2010 18:14:50 +0100 https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Fdocs%2F&rev=117 Updates to exception handling for l.add and l.div https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Fdocs%2F&rev=113 <div><strong>Rev 113 - jeremybennett</strong> (2 file(s) modified)</div><div>Updates to exception handling for l.add and l.div</div>~ /openrisc/trunk/docs/openrisc1200v2_supplementary_prm.odt<br />~ /openrisc/trunk/docs/openrisc1200v2_supplementary_prm.pdf<br /> jeremybennett Wed, 09 Jun 2010 18:28:25 +0100 https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Fdocs%2F&rev=113 Updated to clarify overflow and exceptions for l.add, l.addc, l.addi, ... https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Fdocs%2F&rev=108 <div><strong>Rev 108 - jeremybennett</strong> (2 file(s) modified)</div><div>Updated to clarify overflow and exceptions for l.add, l.addc, l.addi, ...</div>~ /openrisc/trunk/docs/openrisc1200v2_supplementary_prm.odt<br />~ /openrisc/trunk/docs/openrisc1200v2_supplementary_prm.pdf<br /> jeremybennett Sun, 06 Jun 2010 18:44:48 +0100 https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Fdocs%2F&rev=108 Updated to clarify lf.madd.d and lf.madd.s opcodes. https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Fdocs%2F&rev=103 <div><strong>Rev 103 - jeremybennett</strong> (2 file(s) modified)</div><div>Updated to clarify lf.madd.d and lf.madd.s opcodes.</div>~ /openrisc/trunk/docs/openrisc1200v2_supplementary_prm.odt<br />~ /openrisc/trunk/docs/openrisc1200v2_supplementary_prm.pdf<br /> jeremybennett Wed, 02 Jun 2010 14:08:33 +0100 https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Fdocs%2F&rev=103
© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.