URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Error creating feed file, please check write permissions.
openrisc
WebSVN RSS feed - openrisc
https://opencores.org/websvn//websvn/listing?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Frtos%2Ffreertos-6.1.1%2F&
Sun, 17 May 2026 02:37:22 +0100
FeedCreator 1.7.2
-
FreeRTOSV6.1.1
add or32_dma demo task for test dcache manuplation function ...
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Frtos%2Ffreertos-6.1.1%2F&rev=800
<div><strong>Rev 800 - filepang</strong> (12 file(s) modified)</div><div>FreeRTOSV6.1.1<br />
add or32_dma demo task for test dcache manuplation function ...</div>~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/arch/board.h<br />+ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/dma<br />+ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/dma/or32_dma.c<br />+ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/dma/or32_dma.h<br />+ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/drivers/dma.c<br />+ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/drivers/dma.h<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/drivers/Makefile<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/FreeRTOSConfig.h<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/main.c<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/Makefile<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/Makefile.inc<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/sim.cfg<br />
filepang
Wed, 09 May 2012 02:44:29 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Frtos%2Ffreertos-6.1.1%2F&rev=800
-
FreeRTOSV6.1.1
add cache related function from u-boot from OpenRISC
...
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Frtos%2Ffreertos-6.1.1%2F&rev=799
<div><strong>Rev 799 - filepang</strong> (8 file(s) modified)</div><div>FreeRTOSV6.1.1<br />
add cache related function from u-boot from OpenRISC<br />
...</div>+ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/arch/cache.c<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/arch/interrupts.c<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/arch/Makefile<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/arch/reset.S<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/arch/spr_defs.h<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/arch/support.h<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/main.c<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Source/portable/GCC/OpenRISC/port_spr_defs.h<br />
filepang
Tue, 08 May 2012 02:05:09 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Frtos%2Ffreertos-6.1.1%2F&rev=799
-
FreeRTOSV6.1.1
Source cleanup
Add redzone beyond the stack pointer
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Frtos%2Ffreertos-6.1.1%2F&rev=675
<div><strong>Rev 675 - filepang</strong> (4 file(s) modified)</div><div>FreeRTOSV6.1.1<br />
Source cleanup<br />
Add redzone beyond the stack pointer</div>~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/arch/reset.S<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Source/portable/GCC/OpenRISC/port.c<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Source/portable/GCC/OpenRISC/portasm.S<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Source/portable/GCC/OpenRISC/portmacro.h<br />
filepang
Sat, 21 Jan 2012 22:47:14 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Frtos%2Ffreertos-6.1.1%2F&rev=675
-
FreeRTOSV6.1.1
source cleanup, delete uncecessary code
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Frtos%2Ffreertos-6.1.1%2F&rev=669
<div><strong>Rev 669 - filepang</strong> (2 file(s) modified)</div><div>FreeRTOSV6.1.1<br />
source cleanup, delete uncecessary code</div>~ /openrisc/trunk/rtos/freertos-6.1.1/Source/portable/GCC/OpenRISC/port.c<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Source/portable/GCC/OpenRISC/portasm.S<br />
filepang
Fri, 09 Dec 2011 14:01:25 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Frtos%2Ffreertos-6.1.1%2F&rev=669
-
FreeRTOSV6.1.1
add missing 'make clean' in make script
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Frtos%2Ffreertos-6.1.1%2F&rev=668
<div><strong>Rev 668 - filepang</strong> (1 file(s) modified)</div><div>FreeRTOSV6.1.1<br />
add missing 'make clean' in make script</div>~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/Makefile<br />
filepang
Thu, 08 Dec 2011 23:04:13 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Frtos%2Ffreertos-6.1.1%2F&rev=668
-
FreeRTOSV6.1.1
minimal set of standard demo task is working
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Frtos%2Ffreertos-6.1.1%2F&rev=666
<div><strong>Rev 666 - filepang</strong> (3 file(s) modified)</div><div>FreeRTOSV6.1.1<br />
minimal set of standard demo task is working</div>~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/FreeRTOSConfig.h<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/main.c<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/sim.cfg<br />
filepang
Tue, 06 Dec 2011 14:41:40 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Frtos%2Ffreertos-6.1.1%2F&rev=666
-
FreeRTOSV6.1.1
fix context save/restore stack size bug
remove unnecessary line
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Frtos%2Ffreertos-6.1.1%2F&rev=665
<div><strong>Rev 665 - filepang</strong> (3 file(s) modified)</div><div>FreeRTOSV6.1.1<br />
fix context save/restore stack size bug<br />
remove unnecessary line</div>~ /openrisc/trunk/rtos/freertos-6.1.1/Source/portable/GCC/OpenRISC/port.c<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Source/portable/GCC/OpenRISC/portasm.S<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Source/portable/GCC/OpenRISC/portmacro.h<br />
filepang
Tue, 06 Dec 2011 14:34:29 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Frtos%2Ffreertos-6.1.1%2F&rev=665
-
FreeRTOSV6.1.1
modify processor abstraction layer.
now,all tasks are running in ...
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Frtos%2Ffreertos-6.1.1%2F&rev=664
<div><strong>Rev 664 - filepang</strong> (3 file(s) modified)</div><div>FreeRTOSV6.1.1<br />
modify processor abstraction layer.<br />
now,all tasks are running in ...</div>~ /openrisc/trunk/rtos/freertos-6.1.1/Source/portable/GCC/OpenRISC/port.c<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Source/portable/GCC/OpenRISC/portasm.S<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Source/portable/GCC/OpenRISC/portmacro.h<br />
filepang
Tue, 06 Dec 2011 14:27:01 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Frtos%2Ffreertos-6.1.1%2F&rev=664
-
porting some of standard demo tasks
fix serial port(UART) interrupt handler
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Frtos%2Ffreertos-6.1.1%2F&rev=649
<div><strong>Rev 649 - filepang</strong> (5 file(s) modified)</div><div>porting some of standard demo tasks<br />
<br />
fix serial port(UART) interrupt handler</div>~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/FreeRTOSConfig.h<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/main.c<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/Makefile<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/serial/serial.c<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/sim.cfg<br />
filepang
Thu, 22 Sep 2011 15:12:12 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Frtos%2Ffreertos-6.1.1%2F&rev=649
-
porint parallel port(gpio) management task
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Frtos%2Ffreertos-6.1.1%2F&rev=637
<div><strong>Rev 637 - filepang</strong> (1 file(s) modified)</div><div>porint parallel port(gpio) management task</div>~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/ParTest/ParTest.c<br />
filepang
Fri, 26 Aug 2011 14:38:07 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Frtos%2Ffreertos-6.1.1%2F&rev=637
-
porting serial port management task, interrupt hander
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Frtos%2Ffreertos-6.1.1%2F&rev=636
<div><strong>Rev 636 - filepang</strong> (1 file(s) modified)</div><div>porting serial port management task, interrupt hander</div>~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/serial/serial.c<br />
filepang
Fri, 26 Aug 2011 14:36:02 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Frtos%2Ffreertos-6.1.1%2F&rev=636
-
add missing delay slot instruction
vPortDisableInterrupts
vPortEnableInterrupts
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Frtos%2Ffreertos-6.1.1%2F&rev=624
<div><strong>Rev 624 - filepang</strong> (1 file(s) modified)</div><div>add missing delay slot instruction<br />
vPortDisableInterrupts<br />
vPortEnableInterrupts</div>~ /openrisc/trunk/rtos/freertos-6.1.1/Source/portable/GCC/OpenRISC/portasm.S<br />
filepang
Sun, 14 Aug 2011 07:22:59 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Frtos%2Ffreertos-6.1.1%2F&rev=624
-
cleanup source code
Demo/OpenRISC_SIM_GCC/arch/support. ...
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Frtos%2Ffreertos-6.1.1%2F&rev=623
<div><strong>Rev 623 - filepang</strong> (7 file(s) modified)</div><div>cleanup source code <br />
Demo/OpenRISC_SIM_GCC/arch/support.h<br />
Demo/OpenRISC_SIM_GCC/arch/interrupts.h<br />
Demo/OpenRISC_SIM_GCC/arch/link.ld<br />
<br />
add gpio driver<br />
<br />
add gpio base address definition</div>~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/arch/board.h<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/arch/interrupts.h<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/arch/link.ld<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/arch/support.h<br />+ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/drivers/gpio.c<br />+ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/drivers/gpio.h<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/drivers/Makefile<br />
filepang
Sat, 13 Aug 2011 15:46:08 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Frtos%2Ffreertos-6.1.1%2F&rev=623
-
update uart driver for support multiple uart cores
...
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Frtos%2Ffreertos-6.1.1%2F&rev=622
<div><strong>Rev 622 - filepang</strong> (3 file(s) modified)</div><div>update uart driver for support multiple uart cores <br />
...</div>~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/drivers/uart.c<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/drivers/uart.h<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/main.c<br />
filepang
Sat, 13 Aug 2011 13:39:18 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Frtos%2Ffreertos-6.1.1%2F&rev=622
-
update sim.cfg for newer version of Or1ksim.
remove unused files.
cleanup source ...
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Frtos%2Ffreertos-6.1.1%2F&rev=621
<div><strong>Rev 621 - filepang</strong> (17 file(s) modified)</div><div>update sim.cfg for newer version of Or1ksim.<br />
remove unused files.<br />
cleanup source ...</div>- /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/arch/int.c<br />- /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/arch/int.h<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/arch/interrupts.c<br />+ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/arch/interrupts.h<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/arch/Makefile<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/arch/reset.S<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/arch/support.c<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/drivers/Makefile<br />- /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/drivers/tick.c<br />- /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/drivers/tick.h<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/drivers/uart.c<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/drivers/uart.h<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/main.c<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/sim.cfg<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Source/portable/GCC/OpenRISC/port.c<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Source/portable/GCC/OpenRISC/portasm.S<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Source/portable/GCC/OpenRISC/portmacro.h<br />
filepang
Thu, 11 Aug 2011 21:45:13 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Frtos%2Ffreertos-6.1.1%2F&rev=621
-
remove unused file
cleanup makefile
update uart_init(), disable interrupt before initialize.
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Frtos%2Ffreertos-6.1.1%2F&rev=620
<div><strong>Rev 620 - jeremybennett</strong> (6 file(s) modified)</div><div>remove unused file<br />
cleanup makefile<br />
update uart_init(), disable interrupt before initialize.</div>~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/arch/Makefile<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/drivers/Makefile<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/drivers/tick.c<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/drivers/tick.h<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/drivers/uart.c<br />~ /openrisc/trunk/rtos/freertos-6.1.1/Demo/OpenRISC_SIM_GCC/Makefile<br />
jeremybennett
Thu, 11 Aug 2011 08:45:11 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Frtos%2Ffreertos-6.1.1%2F&rev=620
-
Initial port of FreeRTOS by filepang (Kim Sung Su).
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Frtos%2Ffreertos-6.1.1%2F&rev=616
<div><strong>Rev 616 - jeremybennett</strong> (16 file(s) modified)</div><div>Initial port of FreeRTOS by filepang (Kim Sung Su).</div>+ /openrisc/trunk/rtos/freertos-6.1.1/Demo/Flshlite/FileIO<br />+ /openrisc/trunk/rtos/freertos-6.1.1/Demo/Flshlite/FileIO/fileIO.c<br />+ /openrisc/trunk/rtos/freertos-6.1.1/Demo/Flshlite/FRConfig.h<br />+ /openrisc/trunk/rtos/freertos-6.1.1/Demo/Flshlite/FreeRTOSConfig.h<br />+ /openrisc/trunk/rtos/freertos-6.1.1/Demo/Flshlite/main.c<br />+ /openrisc/trunk/rtos/freertos-6.1.1/Demo/Flshlite/ParTest<br />+ /openrisc/trunk/rtos/freertos-6.1.1/Demo/Flshlite/ParTest/ParTest.c<br />+ /openrisc/trunk/rtos/freertos-6.1.1/Demo/Flshlite/rtosdemo.DSW<br />+ /openrisc/trunk/rtos/freertos-6.1.1/Demo/Flshlite/RTOSDEMO.IDE<br />+ /openrisc/trunk/rtos/freertos-6.1.1/Demo/Flshlite/rtosdemo.lk1<br />+ /openrisc/trunk/rtos/freertos-6.1.1/Demo/Flshlite/rtosdemo.mk<br />+ /openrisc/trunk/rtos/freertos-6.1.1/Demo/Flshlite/rtosdemo.mk1<br />+ /openrisc/trunk/rtos/freertos-6.1.1/Demo/Flshlite/rtosdemo.tgt<br />+ /openrisc/trunk/rtos/freertos-6.1.1/Demo/Flshlite/rtosdemo.wpj<br />+ /openrisc/trunk/rtos/freertos-6.1.1/Demo/Flshlite/serial<br />+ /openrisc/trunk/rtos/freertos-6.1.1/Demo/Flshlite/serial/serial.c<br />
jeremybennett
Thu, 28 Jul 2011 12:42:38 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Frtos%2Ffreertos-6.1.1%2F&rev=616
-
Initial port of FreeRTOS by filepang (Kim Sung Su).
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Frtos%2Ffreertos-6.1.1%2F&rev=615
<div><strong>Rev 615 - jeremybennett</strong> (1 file(s) modified)</div><div>Initial port of FreeRTOS by filepang (Kim Sung Su).</div>+ /openrisc/trunk/rtos/freertos-6.1.1/Demo/Flshlite<br />
jeremybennett
Thu, 28 Jul 2011 12:42:18 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Frtos%2Ffreertos-6.1.1%2F&rev=615
-
Initial port of FreeRTOS by filepang (Kim Sung Su).
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Frtos%2Ffreertos-6.1.1%2F&rev=614
<div><strong>Rev 614 - jeremybennett</strong> (19 file(s) modified)</div><div>Initial port of FreeRTOS by filepang (Kim Sung Su).</div>+ /openrisc/trunk/rtos/freertos-6.1.1/Demo/PIC32MX_MPLAB/FreeRTOSConfig.h<br />+ /openrisc/trunk/rtos/freertos-6.1.1/Demo/PIC32MX_MPLAB/IntQueueTimer.c<br />+ /openrisc/trunk/rtos/freertos-6.1.1/Demo/PIC32MX_MPLAB/IntQueueTimer.h<br />+ /openrisc/trunk/rtos/freertos-6.1.1/Demo/PIC32MX_MPLAB/IntQueueTimer_isr.S<br />+ /openrisc/trunk/rtos/freertos-6.1.1/Demo/PIC32MX_MPLAB/lcd.c<br />+ /openrisc/trunk/rtos/freertos-6.1.1/Demo/PIC32MX_MPLAB/lcd.h<br />+ /openrisc/trunk/rtos/freertos-6.1.1/Demo/PIC32MX_MPLAB/main.c<br />+ /openrisc/trunk/rtos/freertos-6.1.1/Demo/PIC32MX_MPLAB/ParTest<br />+ /openrisc/trunk/rtos/freertos-6.1.1/Demo/PIC32MX_MPLAB/ParTest/ParTest.c<br />+ /openrisc/trunk/rtos/freertos-6.1.1/Demo/PIC32MX_MPLAB/printf-stdarg.c<br />+ /openrisc/trunk/rtos/freertos-6.1.1/Demo/PIC32MX_MPLAB/RegisterTestTasks.s<br />+ /openrisc/trunk/rtos/freertos-6.1.1/Demo/PIC32MX_MPLAB/RTOSDemo.mcp<br />+ /openrisc/trunk/rtos/freertos-6.1.1/Demo/PIC32MX_MPLAB/RTOSDemo.mcs<br />+ /openrisc/trunk/rtos/freertos-6.1.1/Demo/PIC32MX_MPLAB/serial<br />+ /openrisc/trunk/rtos/freertos-6.1.1/Demo/PIC32MX_MPLAB/serial/serial.c<br />+ /openrisc/trunk/rtos/freertos-6.1.1/Demo/PIC32MX_MPLAB/serial/serial_isr.S<br />+ /openrisc/trunk/rtos/freertos-6.1.1/Demo/PIC32MX_MPLAB/timertest.c<br />+ /openrisc/trunk/rtos/freertos-6.1.1/Demo/PIC32MX_MPLAB/timertest.h<br />+ /openrisc/trunk/rtos/freertos-6.1.1/Demo/PIC32MX_MPLAB/timertest_isr.S<br />
jeremybennett
Thu, 28 Jul 2011 12:41:51 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Frtos%2Ffreertos-6.1.1%2F&rev=614
-
Initial port of FreeRTOS by filepang (Kim Sung Su).
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Frtos%2Ffreertos-6.1.1%2F&rev=613
<div><strong>Rev 613 - jeremybennett</strong> (1 file(s) modified)</div><div>Initial port of FreeRTOS by filepang (Kim Sung Su).</div>+ /openrisc/trunk/rtos/freertos-6.1.1/Demo/PIC32MX_MPLAB<br />
jeremybennett
Thu, 28 Jul 2011 12:40:12 +0100
https://opencores.org/websvn//websvn/revision?repname=openrisc&path=%2Fopenrisc%2Ftrunk%2Frtos%2Ffreertos-6.1.1%2F&rev=613
© copyright 1999-2026
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.