OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Error creating feed file, please check write permissions.
or1k WebSVN RSS feed - or1k https://opencores.org/websvn//websvn/listing?repname=or1k&path=%2For1k%2Ftags%2Frelease%2F& Fri, 29 Mar 2024 10:43:09 +0100 FeedCreator 1.7.2 ... https://opencores.org/websvn//websvn/revision?repname=or1k&path=%2For1k%2Ftags%2Frelease%2F&rev=1765 <div><strong>Rev 1765 - root</strong> (267 file(s) modified)</div><div>...</div>- /branches<br />+ /or1k<br />+ /or1k/branches<br />+ /or1k/tags<br />+ /or1k/trunk<br />- /tags<br />- /trunk<br />+ /web_uploads<br />+ /web_uploads/arch.gif<br />+ /web_uploads/ats<br />+ /web_uploads/ats/build_binutils.status<br />+ /web_uploads/ats/build_binutils.txt<br />+ /web_uploads/ats/build_gdb.status<br />+ /web_uploads/ats/build_gdb.txt<br />+ /web_uploads/ats/build_newlib_gcc.status<br />+ /web_uploads/ats/build_newlib_gcc.txt<br />+ /web_uploads/ats/build_or1ksim.status<br />+ /web_uploads/ats/build_or1ksim.txt<br />+ /web_uploads/ats/build_uclibc.status<br />+ /web_uploads/ats/build_uclibc.txt<br />+ /web_uploads/ats/build_uclinux.status<br />+ /web_uploads/ats/checkout_binutils.txt<br />+ /web_uploads/ats/checkout_gdb.txt<br />+ /web_uploads/ats/checkout_newlib_gcc.txt<br />+ /web_uploads/ats/checkout_or1ksim.txt<br />+ /web_uploads/ats/checkout_uclibc.txt<br />+ /web_uploads/ats/checkout_uclinux.txt<br />+ /web_uploads/ats/index.shtml<br />+ /web_uploads/ats/or32-rtems<br />+ /web_uploads/ats/or32-rtems/build_binutils.status<br />+ /web_uploads/ats/or32-rtems/build_binutils.txt<br />+ /web_uploads/ats/or32-rtems/build_gdb.status<br />+ /web_uploads/ats/or32-rtems/build_gdb.txt<br />+ /web_uploads/ats/or32-rtems/build_newlib_gcc.status<br />+ /web_uploads/ats/or32-rtems/build_newlib_gcc.txt<br />+ /web_uploads/ats/or32-rtems/build_or1ksim.status<br />+ /web_uploads/ats/or32-rtems/build_or1ksim.txt<br />+ /web_uploads/ats/or32-rtems/checkout_binutils.txt<br />+ /web_uploads/ats/or32-rtems/checkout_gdb.txt<br />+ /web_uploads/ats/or32-rtems/checkout_newlib_gcc.txt<br />+ /web_uploads/ats/or32-rtems/checkout_or1ksim.txt<br />+ /web_uploads/ats/or32-rtems/last_ok<br />+ /web_uploads/ats/or32-rtems/last_ok/build_binutils.status<br />+ /web_uploads/ats/or32-rtems/last_ok/build_binutils.txt<br />+ /web_uploads/ats/or32-rtems/last_ok/build_gdb.status<br />+ /web_uploads/ats/or32-rtems/last_ok/build_gdb.txt<br />+ /web_uploads/ats/or32-rtems/last_ok/build_newlib_gcc.status<br />+ /web_uploads/ats/or32-rtems/last_ok/build_newlib_gcc.txt<br />+ /web_uploads/ats/or32-rtems/last_ok/build_or1ksim.status<br />+ /web_uploads/ats/or32-rtems/last_ok/build_or1ksim.txt<br />+ /web_uploads/ats/or32-rtems/last_ok/checkout_binutils.txt<br />+ /web_uploads/ats/or32-rtems/last_ok/checkout_gdb.txt<br />+ /web_uploads/ats/or32-rtems/last_ok/checkout_newlib_gcc.txt<br />+ /web_uploads/ats/or32-rtems/last_ok/checkout_or1ksim.txt<br />+ /web_uploads/ats/or32-rtems/or1k_ats_rtems.txt<br />+ /web_uploads/ats/or32-uclinux<br />+ /web_uploads/ats/or32-uclinux/build_binutils.status<br />+ /web_uploads/ats/or32-uclinux/build_binutils.txt<br />+ /web_uploads/ats/or32-uclinux/build_gcc.status<br />+ /web_uploads/ats/or32-uclinux/build_gcc.txt<br />+ /web_uploads/ats/or32-uclinux/build_gdb.status<br />+ /web_uploads/ats/or32-uclinux/build_gdb.txt<br />+ /web_uploads/ats/or32-uclinux/build_or1ksim.status<br />+ /web_uploads/ats/or32-uclinux/build_or1ksim.txt<br />+ /web_uploads/ats/or32-uclinux/build_uclibc.status<br />+ /web_uploads/ats/or32-uclinux/build_uclibc.txt<br />+ /web_uploads/ats/or32-uclinux/build_uclinux.status<br />+ /web_uploads/ats/or32-uclinux/build_uclinux.txt<br />+ /web_uploads/ats/or32-uclinux/checkout_binutils.txt<br />+ /web_uploads/ats/or32-uclinux/checkout_gcc.txt<br />+ /web_uploads/ats/or32-uclinux/checkout_gdb.txt<br />+ /web_uploads/ats/or32-uclinux/checkout_or1ksim.txt<br />+ /web_uploads/ats/or32-uclinux/checkout_uclibc.txt<br />+ /web_uploads/ats/or32-uclinux/checkout_uclinux.txt<br />+ /web_uploads/ats/or32-uclinux/last_ok<br />+ /web_uploads/ats/or32-uclinux/last_ok/build_binutils.status<br />+ /web_uploads/ats/or32-uclinux/last_ok/build_binutils.txt<br />+ /web_uploads/ats/or32-uclinux/last_ok/build_gcc.status<br />+ /web_uploads/ats/or32-uclinux/last_ok/build_gcc.txt<br />+ /web_uploads/ats/or32-uclinux/last_ok/build_gdb.status<br />+ /web_uploads/ats/or32-uclinux/last_ok/build_gdb.txt<br />+ /web_uploads/ats/or32-uclinux/last_ok/build_or1ksim.status<br />+ /web_uploads/ats/or32-uclinux/last_ok/build_or1ksim.txt<br />+ /web_uploads/ats/or32-uclinux/last_ok/build_uclibc.status<br />+ /web_uploads/ats/or32-uclinux/last_ok/build_uclibc.txt<br />+ /web_uploads/ats/or32-uclinux/last_ok/build_uclinux.status<br />+ /web_uploads/ats/or32-uclinux/last_ok/build_uclinux.txt<br />+ /web_uploads/ats/or32-uclinux/last_ok/checkout_binutils.txt<br />+ /web_uploads/ats/or32-uclinux/last_ok/checkout_gcc.txt<br />+ /web_uploads/ats/or32-uclinux/last_ok/checkout_gdb.txt<br />+ /web_uploads/ats/or32-uclinux/last_ok/checkout_or1ksim.txt<br />+ /web_uploads/ats/or32-uclinux/last_ok/checkout_uclibc.txt<br />+ /web_uploads/ats/or32-uclinux/last_ok/checkout_uclinux.txt<br />+ /web_uploads/ats/or32-uclinux/last_ok/or1ksim_testbench.status<br />+ /web_uploads/ats/or32-uclinux/last_ok/or1ksim_testbench.txt<br />+ /web_uploads/ats/or32-uclinux/last_ok/or1ksim_uclinux.status<br />+ /web_uploads/ats/or32-uclinux/last_ok/or1ksim_uclinux.txt<br />+ /web_uploads/ats/or32-uclinux/last_ok/rebuild_gcc.status<br />+ /web_uploads/ats/or32-uclinux/last_ok/rebuild_gcc.txt<br />+ /web_uploads/ats/or32-uclinux/or1ksim_testbench.status<br />+ /web_uploads/ats/or32-uclinux/or1ksim_testbench.txt<br />+ /web_uploads/ats/or32-uclinux/or1ksim_uclinux.status<br />+ /web_uploads/ats/or32-uclinux/or1ksim_uclinux.txt<br />+ /web_uploads/ats/or32-uclinux/or1k_ats_uclinux.txt<br />+ /web_uploads/ats/or32-uclinux/rebuild_gcc.status<br />+ /web_uploads/ats/or32-uclinux/rebuild_gcc.txt<br />+ /web_uploads/ats_tng<br />+ /web_uploads/block_diagram_marvin.gif<br />+ /web_uploads/demo_devid.jpg<br />+ /web_uploads/demo_devids.jpg<br />+ /web_uploads/demo_eth.jpg<br />+ /web_uploads/demo_eths.jpg<br />+ /web_uploads/DSCN0019.JPG<br />+ /web_uploads/DSCN0025.JPG<br />+ /web_uploads/DSCN0158.jpg<br />+ /web_uploads/flexboard_jtag.jpg<br />+ /web_uploads/flexboard_jtag_small.jpg<br />+ /web_uploads/FPGA Development Board.pdf<br />+ /web_uploads/good1.gif<br />+ /web_uploads/good1small.gif<br />+ /web_uploads/good2.gif<br />+ /web_uploads/good2small.gif<br />+ /web_uploads/good3.gif<br />+ /web_uploads/good3small.gif<br />+ /web_uploads/index.shtml<br />+ /web_uploads/jp1.jpg<br />+ /web_uploads/jp1_small.jpg<br />+ /web_uploads/lint<br />+ /web_uploads/lint/2004-05-09_22-11-53.log<br />+ /web_uploads/nanox.jpg<br />+ /web_uploads/nanox_small.jpg<br />+ /web_uploads/openrisc-HW-tutorial-Altera.pdf<br />+ /web_uploads/openrisc-HW-tutorial-Xilinx.pdf<br />+ /web_uploads/openrisc-SW-tutorial.pdf<br />+ /web_uploads/or1k-bin<br />+ /web_uploads/or1k-bin/ddd-2003-04-13.cygwin.tar.gz<br />+ /web_uploads/or1k-bin/or32-uclinux-2003-04-13.cygwin.tar.gz<br />+ /web_uploads/or1k-bin/or32-uclinux-2003-07-09.cygwin.tar.gz<br />+ /web_uploads/or1ksim-0.2.0-patch-2.0.bz2<br />+ /web_uploads/or1ksim-0.2.0.tar.gz<br />+ /web_uploads/or1ksim-0.2.0rc1.tar.gz<br />+ /web_uploads/or1ksim-0.2.0rc2.tar.gz<br />+ /web_uploads/or1ksim-0.2.0rc3.tar.gz<br />+ /web_uploads/or1ksim-0.3.0.pdf<br />+ /web_uploads/or1ksim-0.3.0.tar.bz2<br />+ /web_uploads/or1ksim-0.3.0rc1.tar.bz2<br />+ /web_uploads/or1ksim-0.3.0rc2.pdf<br />+ /web_uploads/or1ksim-0.3.0rc2.tar.bz2<br />+ /web_uploads/or1ksim-0.3.0rc3.pdf<br />+ /web_uploads/or1ksim-0.3.0rc3.tar.bz2<br />+ /web_uploads/or1ksim.pdf<br />+ /web_uploads/OR1K_ViASIC.pdf<br />+ /web_uploads/or1x00_roadmap.gif<br />+ /web_uploads/or1x00_roadmap_small.gif<br />+ /web_uploads/or32-gdb-6.8-patch-1.0.bz2<br />+ /web_uploads/or32-gdb-6.8-patch-2.0.bz2<br />+ /web_uploads/or32-gdb-6.8-patch-2.1.bz2<br />+ /web_uploads/or1200<br />+ /web_uploads/or1200.gif<br />+ /web_uploads/or1200/or1200_overview.pdf<br />+ /web_uploads/OR1200VectorDatapath.zip<br />+ /web_uploads/orpsoc-models-1.0.tar.bz2<br />+ /web_uploads/orp_camera.jpg<br />+ /web_uploads/orp_camera_small.jpg<br />+ /web_uploads/PC020011.JPG<br />+ /web_uploads/PC020014.JPG<br />+ /web_uploads/PC020015.JPG<br />+ /web_uploads/proj_marvin.gif<br />+ /web_uploads/proj_marvins.gif<br />+ /web_uploads/refman-or1ksim-0.3.0.pdf<br />+ /web_uploads/refman-or1ksim-0.3.0rc2.pdf<br />+ /web_uploads/refman-or1ksim-0.3.0rc3.pdf<br />+ /web_uploads/refman.pdf<br />+ /web_uploads/ROSUM.pdf<br />+ /web_uploads/simon_debugging.jpg<br />+ /web_uploads/simon_debugging_small.jpg<br />+ /web_uploads/stats<br />+ /web_uploads/stats/2004-02.png<br />+ /web_uploads/stats/2004-03.png<br />+ /web_uploads/stats/2004-04.png<br />+ /web_uploads/stats/2004-05.png<br />+ /web_uploads/stats/2004-06.png<br />+ /web_uploads/stats/2004-07.png<br />+ /web_uploads/stats/2004-08.png<br />+ /web_uploads/stats/2004-09.png<br />+ /web_uploads/stats/2004-10.png<br />+ /web_uploads/stats/2004-11.png<br />+ /web_uploads/stats/2005-02.png<br />+ /web_uploads/stats/2005-03.png<br />+ /web_uploads/stats/2005-04.png<br />+ /web_uploads/stats/2005-05.png<br />+ /web_uploads/stats/2005-06.png<br />+ /web_uploads/stats/2005-07.png<br />+ /web_uploads/stats/2005-08.png<br />+ /web_uploads/stats/2005-09.png<br />+ /web_uploads/stats/2005-10.png<br />+ /web_uploads/stats/2005-11.png<br />+ /web_uploads/stats/2005-12.png<br />+ /web_uploads/stats/2005.png<br />+ /web_uploads/stats/2006-01.png<br />+ /web_uploads/stats/2006-02.png<br />+ /web_uploads/stats/2006-03.png<br />+ /web_uploads/stats/2006-04.png<br />+ /web_uploads/stats/2006-05.png<br />+ /web_uploads/stats/2006-06.png<br />+ /web_uploads/stats/2006-07.png<br />+ /web_uploads/stats/2006-08.png<br />+ /web_uploads/stats/2006-09.png<br />+ /web_uploads/stats/2006-10.png<br />+ /web_uploads/stats/2006-11.png<br />+ /web_uploads/stats/2006-12.png<br />+ /web_uploads/stats/2006.png<br />+ /web_uploads/stats/2007-01.png<br />+ /web_uploads/stats/2007-02.png<br />+ /web_uploads/stats/2007-03.png<br />+ /web_uploads/stats/2007-04.png<br />+ /web_uploads/stats/2007-05.png<br />+ /web_uploads/stats/2007-06.png<br />+ /web_uploads/stats/2007-07.png<br />+ /web_uploads/stats/2007-08.png<br />+ /web_uploads/stats/2007-09.png<br />+ /web_uploads/stats/2007-10.png<br />+ /web_uploads/stats/2007-11.png<br />+ /web_uploads/stats/2007-12.png<br />+ /web_uploads/stats/2007.png<br />+ /web_uploads/stats/2008-01.png<br />+ /web_uploads/stats/2008-02.png<br />+ /web_uploads/stats/2008-03.png<br />+ /web_uploads/stats/2008-04.png<br />+ /web_uploads/stats/2008-05.png<br />+ /web_uploads/stats/2008-06.png<br />+ /web_uploads/stats/2008-07.png<br />+ /web_uploads/stats/2008-08.png<br />+ /web_uploads/stats/2008-09.png<br />+ /web_uploads/stats/2008-10.png<br />+ /web_uploads/stats/2008-11.png<br />+ /web_uploads/stats/2008-12.png<br />+ /web_uploads/stats/2008.png<br />+ /web_uploads/stats/2009-01.png<br />+ /web_uploads/stats/2009-02.png<br />+ /web_uploads/stats/2009-03.png<br />+ /web_uploads/stats/2009.png<br />+ /web_uploads/thumb_block_diagram_marvin.gif<br />+ /web_uploads/thumb_DSCN0019.JPG<br />+ /web_uploads/thumb_DSCN0025.JPG<br />+ /web_uploads/thumb_DSCN0158.jpg<br />+ /web_uploads/thumb_PC020011.JPG<br />+ /web_uploads/thumb_PC020014.JPG<br />+ /web_uploads/thumb_PC020015.JPG<br />+ /web_uploads/thumb_proj_marvin.gif<br />+ /web_uploads/ToolChain-HOWTO<br />+ /web_uploads/uClibc-0.9.28-20051120.tar.gz<br />+ /web_uploads/uclinux_boot.jpg<br />+ /web_uploads/uclinux_boot_small.jpg<br />+ /web_uploads/vip_large.jpg<br />+ /web_uploads/vip_small.jpg<br />+ /web_uploads/vmware_image<br />+ /web_uploads/vmware_image/MOF_ORSOC_TCHN_v3b.sh<br />+ /web_uploads/vmware_image/Ubuntu_OpenCores_0.1.tar.bz2<br />+ /web_uploads/voxi_success_story.pdf<br />+ /web_uploads/xess<br />+ /web_uploads/xess/classic.exo<br />+ /web_uploads/xess/cpld-tdm.svf<br />+ /web_uploads/xess/index.shtml<br />+ /web_uploads/xess/linux-35.exo<br />+ /web_uploads/xsv800.jpg<br />+ /web_uploads/xsv800_small.jpg<br /> root Tue, 10 Mar 2009 22:46:37 +0100 https://opencores.org/websvn//websvn/revision?repname=or1k&path=%2For1k%2Ftags%2Frelease%2F&rev=1765 This commit was manufactured by cvs2svn to create tag 'release'. https://opencores.org/websvn//websvn/revision?repname=or1k&path=%2Ftags%2Frelease%2F&rev=1535 <div><strong>Rev 1535 - </strong> (24 file(s) modified)</div><div>This commit was manufactured by cvs2svn to create tag 'release'.</div>+ /tags/release<br />- /tags/release/docs<br />- /tags/release/ecos-2.0<br />- /tags/release/gdb-5.0<br />- /tags/release/gdb-5.3<br />- /tags/release/gen_or1k_isa<br />- /tags/release/hello-uart<br />- /tags/release/insight<br />- /tags/release/jtag<br />- /tags/release/linux/linux-2.4<br />- /tags/release/linux/uClibc<br />- /tags/release/mp3<br />- /tags/release/mw<br />- /tags/release/newlib<br />- /tags/release/newlib-1.10.0<br />- /tags/release/or1ksim<br />- /tags/release/or1200<br />- /tags/release/orp<br />- /tags/release/orpmon<br />- /tags/release/rc203soc<br />- /tags/release/rtems<br />- /tags/release/rtems-20020807<br />- /tags/release/uclinux<br />- /tags/release/xess<br /> Sun, 03 Jul 2005 22:37:10 +0100 https://opencores.org/websvn//websvn/revision?repname=or1k&path=%2Ftags%2Frelease%2F&rev=1535 Import of Glibc https://opencores.org/websvn//websvn/revision?repname=or1k&path=%2Ftrunk%2F&rev=1534 <div><strong>Rev 1534 - robertmh</strong> (59 file(s) modified)</div><div>Import of Glibc</div>+ /trunk/linux/glibc<br />+ /trunk/linux/glibc/detect-or32.diff<br />+ /trunk/linux/glibc/hacks.diff<br />+ /trunk/linux/glibc/sysdeps<br />+ /trunk/linux/glibc/sysdeps/openrisc<br />+ /trunk/linux/glibc/sysdeps/openrisc/bits<br />+ /trunk/linux/glibc/sysdeps/openrisc/bits/setjmp.h<br />+ /trunk/linux/glibc/sysdeps/openrisc/Implies<br />+ /trunk/linux/glibc/sysdeps/openrisc/or32<br />+ /trunk/linux/glibc/sysdeps/openrisc/or32/bits<br />+ /trunk/linux/glibc/sysdeps/openrisc/or32/bits/endian.h<br />+ /trunk/linux/glibc/sysdeps/openrisc/or32/bsd-setjmp.S<br />+ /trunk/linux/glibc/sysdeps/openrisc/or32/bsd-_setjmp.S<br />+ /trunk/linux/glibc/sysdeps/openrisc/or32/dl-machine.h<br />+ /trunk/linux/glibc/sysdeps/openrisc/or32/elf<br />+ /trunk/linux/glibc/sysdeps/openrisc/or32/elf/start.S<br />+ /trunk/linux/glibc/sysdeps/openrisc/or32/Implies<br />+ /trunk/linux/glibc/sysdeps/openrisc/or32/setjmp.S<br />+ /trunk/linux/glibc/sysdeps/openrisc/or32/__longjmp.S<br />+ /trunk/linux/glibc/sysdeps/openrisc/sysdep.h<br />+ /trunk/linux/glibc/sysdeps/unix<br />+ /trunk/linux/glibc/sysdeps/unix/openrisc<br />+ /trunk/linux/glibc/sysdeps/unix/openrisc/sysdep.h<br />+ /trunk/linux/glibc/sysdeps/unix/sysv<br />+ /trunk/linux/glibc/sysdeps/unix/sysv/linux<br />+ /trunk/linux/glibc/sysdeps/unix/sysv/linux/generic-socket<br />+ /trunk/linux/glibc/sysdeps/unix/sysv/linux/generic-socket/accept.c<br />+ /trunk/linux/glibc/sysdeps/unix/sysv/linux/generic-socket/bind.c<br />+ /trunk/linux/glibc/sysdeps/unix/sysv/linux/generic-socket/connect.c<br />+ /trunk/linux/glibc/sysdeps/unix/sysv/linux/generic-socket/getpeername.c<br />+ /trunk/linux/glibc/sysdeps/unix/sysv/linux/generic-socket/getsockname.c<br />+ /trunk/linux/glibc/sysdeps/unix/sysv/linux/generic-socket/getsockopt.c<br />+ /trunk/linux/glibc/sysdeps/unix/sysv/linux/generic-socket/listen.c<br />+ /trunk/linux/glibc/sysdeps/unix/sysv/linux/generic-socket/recv.c<br />+ /trunk/linux/glibc/sysdeps/unix/sysv/linux/generic-socket/recvfrom.c<br />+ /trunk/linux/glibc/sysdeps/unix/sysv/linux/generic-socket/recvmsg.c<br />+ /trunk/linux/glibc/sysdeps/unix/sysv/linux/generic-socket/send.c<br />+ /trunk/linux/glibc/sysdeps/unix/sysv/linux/generic-socket/sendmsg.c<br />+ /trunk/linux/glibc/sysdeps/unix/sysv/linux/generic-socket/sendto.c<br />+ /trunk/linux/glibc/sysdeps/unix/sysv/linux/generic-socket/setsockopt.c<br />+ /trunk/linux/glibc/sysdeps/unix/sysv/linux/generic-socket/shutdown.c<br />+ /trunk/linux/glibc/sysdeps/unix/sysv/linux/generic-socket/socket.c<br />+ /trunk/linux/glibc/sysdeps/unix/sysv/linux/generic-socket/socketpair.c<br />+ /trunk/linux/glibc/sysdeps/unix/sysv/linux/openrisc<br />+ /trunk/linux/glibc/sysdeps/unix/sysv/linux/openrisc/bits<br />+ /trunk/linux/glibc/sysdeps/unix/sysv/linux/openrisc/bits/mman.h<br />+ /trunk/linux/glibc/sysdeps/unix/sysv/linux/openrisc/fcntl.c<br />+ /trunk/linux/glibc/sysdeps/unix/sysv/linux/openrisc/Implies<br />+ /trunk/linux/glibc/sysdeps/unix/sysv/linux/openrisc/or32<br />+ /trunk/linux/glibc/sysdeps/unix/sysv/linux/openrisc/or32/bits<br />+ /trunk/linux/glibc/sysdeps/unix/sysv/linux/openrisc/or32/bits/fcntl.h<br />+ /trunk/linux/glibc/sysdeps/unix/sysv/linux/openrisc/or32/sigcontextinfo.h<br />+ /trunk/linux/glibc/sysdeps/unix/sysv/linux/openrisc/or32/sysdep.h<br />+ /trunk/linux/glibc/sysdeps/unix/sysv/linux/openrisc/profil-counter.h<br />+ /trunk/linux/glibc/sysdeps/unix/sysv/linux/openrisc/sys<br />+ /trunk/linux/glibc/sysdeps/unix/sysv/linux/openrisc/sys/procfs.h<br />+ /trunk/linux/glibc/sysdeps/unix/sysv/linux/openrisc/sys/user.h<br />+ /trunk/linux/glibc/sysdeps/unix/sysv/linux/openrisc/sysdep.c<br />+ /trunk/linux/glibc/sysdeps/unix/sysv/linux/openrisc/uname.c<br /> robertmh Sun, 03 Jul 2005 22:37:09 +0100 https://opencores.org/websvn//websvn/revision?repname=or1k&path=%2Ftrunk%2F&rev=1534 Add missing newline at EOF https://opencores.org/websvn//websvn/revision?repname=or1k&path=%2Ftrunk%2F&rev=1533 <div><strong>Rev 1533 - robertmh</strong> (1 file(s) modified)</div><div>Add missing newline at EOF</div>~ /trunk/linux/uClibc/libc/sysdeps/linux/or32/crt0.S<br /> robertmh Sun, 03 Jul 2005 00:33:37 +0100 https://opencores.org/websvn//websvn/revision?repname=or1k&path=%2Ftrunk%2F&rev=1533 Add pretty spr dumping code https://opencores.org/websvn//websvn/revision?repname=or1k&path=%2Ftrunk%2F&rev=1532 <div><strong>Rev 1532 - nogj</strong> (7 file(s) modified)</div><div>Add pretty spr dumping code</div>~ /trunk/or1ksim/cpu/or1k/Makefile.am<br />~ /trunk/or1ksim/cpu/or1k/sprs.c<br />~ /trunk/or1ksim/cpu/or1k/sprs.h<br />+ /trunk/or1ksim/cpu/or1k/spr_dump.c<br />~ /trunk/or1ksim/mmu/dmmu.c<br />~ /trunk/or1ksim/mmu/immu.c<br />~ /trunk/or1ksim/support/dbchs.h<br /> nogj Fri, 01 Jul 2005 20:05:19 +0100 https://opencores.org/websvn//websvn/revision?repname=or1k&path=%2Ftrunk%2F&rev=1532 Remove non-trigerable out-of-range checks https://opencores.org/websvn//websvn/revision?repname=or1k&path=%2Ftrunk%2F&rev=1531 <div><strong>Rev 1531 - nogj</strong> (1 file(s) modified)</div><div>Remove non-trigerable out-of-range checks</div>~ /trunk/or1ksim/cpu/or1k/sprs.c<br /> nogj Fri, 01 Jul 2005 20:03:55 +0100 https://opencores.org/websvn//websvn/revision?repname=or1k&path=%2Ftrunk%2F&rev=1531 Move the checking of the debug channel into the TRACE() ... https://opencores.org/websvn//websvn/revision?repname=or1k&path=%2Ftrunk%2F&rev=1530 <div><strong>Rev 1530 - nogj</strong> (2 file(s) modified)</div><div>Move the checking of the debug channel into the TRACE() ...</div>~ /trunk/or1ksim/support/debug.c<br />~ /trunk/or1ksim/support/debug.h<br /> nogj Fri, 01 Jul 2005 20:03:22 +0100 https://opencores.org/websvn//websvn/revision?repname=or1k&path=%2Ftrunk%2F&rev=1530 * The effective address as written to the I/DCBPR registers ... https://opencores.org/websvn//websvn/revision?repname=or1k&path=%2Ftrunk%2F&rev=1529 <div><strong>Rev 1529 - nogj</strong> (1 file(s) modified)</div><div>* The effective address as written to the I/DCBPR registers ...</div>~ /trunk/or1ksim/cpu/or1k/sprs.c<br /> nogj Thu, 30 Jun 2005 17:53:15 +0100 https://opencores.org/websvn//websvn/revision?repname=or1k&path=%2Ftrunk%2F&rev=1529 s/HAS_ISBLANK/HAVE_ISBLANK/ fix compileing on windows/cygwin. Reported by Kuoping Hsu ... https://opencores.org/websvn//websvn/revision?repname=or1k&path=%2Ftrunk%2F&rev=1528 <div><strong>Rev 1528 - nogj</strong> (1 file(s) modified)</div><div>s/HAS_ISBLANK/HAVE_ISBLANK/ fix compileing on windows/cygwin. Reported by Kuoping Hsu ...</div>~ /trunk/or1ksim/port/port.h<br /> nogj Thu, 30 Jun 2005 11:42:59 +0100 https://opencores.org/websvn//websvn/revision?repname=or1k&path=%2Ftrunk%2F&rev=1528 Fix the execution log when an mtspr instruction causes an ... https://opencores.org/websvn//websvn/revision?repname=or1k&path=%2Ftrunk%2F&rev=1527 <div><strong>Rev 1527 - nogj</strong> (1 file(s) modified)</div><div>Fix the execution log when an mtspr instruction causes an ...</div>~ /trunk/or1ksim/cpu/or32/dyn_rec.c<br /> nogj Thu, 30 Jun 2005 11:42:46 +0100 https://opencores.org/websvn//websvn/revision?repname=or1k&path=%2Ftrunk%2F&rev=1527 Fix a very outdated comment https://opencores.org/websvn//websvn/revision?repname=or1k&path=%2Ftrunk%2F&rev=1526 <div><strong>Rev 1526 - nogj</strong> (1 file(s) modified)</div><div>Fix a very outdated comment</div>~ /trunk/or1ksim/cpu/or32/dyn_rec.c<br /> nogj Thu, 30 Jun 2005 11:42:29 +0100 https://opencores.org/websvn//websvn/revision?repname=or1k&path=%2Ftrunk%2F&rev=1526 Rename ADDR_PAGE to IADDR_PAGE https://opencores.org/websvn//websvn/revision?repname=or1k&path=%2Ftrunk%2F&rev=1525 <div><strong>Rev 1525 - nogj</strong> (4 file(s) modified)</div><div>Rename ADDR_PAGE to IADDR_PAGE</div>~ /trunk/or1ksim/cpu/common/abstract.h<br />~ /trunk/or1ksim/cpu/or1k/except.c<br />~ /trunk/or1ksim/cpu/or32/dyn_rec.c<br />~ /trunk/or1ksim/cpu/or32/op_support.c<br /> nogj Thu, 30 Jun 2005 11:42:14 +0100 https://opencores.org/websvn//websvn/revision?repname=or1k&path=%2Ftrunk%2F&rev=1525 Check OR32_IF_DELAY instead of it_jump || it_branch https://opencores.org/websvn//websvn/revision?repname=or1k&path=%2Ftrunk%2F&rev=1524 <div><strong>Rev 1524 - nogj</strong> (1 file(s) modified)</div><div>Check OR32_IF_DELAY instead of it_jump || it_branch</div>~ /trunk/or1ksim/cpu/or32/dyn_rec.c<br /> nogj Thu, 30 Jun 2005 11:41:53 +0100 https://opencores.org/websvn//websvn/revision?repname=or1k&path=%2Ftrunk%2F&rev=1524 Bring config files up-to-date with recent changes https://opencores.org/websvn//websvn/revision?repname=or1k&path=%2Ftrunk%2F&rev=1523 <div><strong>Rev 1523 - nogj</strong> (3 file(s) modified)</div><div>Bring config files up-to-date with recent changes</div>~ /trunk/or1ksim/testbench/acv_gpio.cfg<br />~ /trunk/or1ksim/testbench/acv_uart.cfg<br />~ /trunk/or1ksim/testbench/mmu.cfg<br /> nogj Thu, 30 Jun 2005 11:41:28 +0100 https://opencores.org/websvn//websvn/revision?repname=or1k&path=%2Ftrunk%2F&rev=1523 Add the cycles debug channel to print the value of ... https://opencores.org/websvn//websvn/revision?repname=or1k&path=%2Ftrunk%2F&rev=1522 <div><strong>Rev 1522 - nogj</strong> (2 file(s) modified)</div><div>Add the cycles debug channel to print the value of ...</div>~ /trunk/or1ksim/support/dbchs.h<br />~ /trunk/or1ksim/support/debug.c<br /> nogj Thu, 30 Jun 2005 11:41:12 +0100 https://opencores.org/websvn//websvn/revision?repname=or1k&path=%2Ftrunk%2F&rev=1522 Add {TRACE,ERR,FIXME,WARN}_ON macros to get the state of the given ... https://opencores.org/websvn//websvn/revision?repname=or1k&path=%2Ftrunk%2F&rev=1521 <div><strong>Rev 1521 - nogj</strong> (1 file(s) modified)</div><div>Add {TRACE,ERR,FIXME,WARN}_ON macros to get the state of the given ...</div>~ /trunk/or1ksim/support/debug.h<br /> nogj Thu, 30 Jun 2005 11:40:52 +0100 https://opencores.org/websvn//websvn/revision?repname=or1k&path=%2Ftrunk%2F&rev=1521 Remove unused code https://opencores.org/websvn//websvn/revision?repname=or1k&path=%2Ftrunk%2F&rev=1520 <div><strong>Rev 1520 - nogj</strong> (1 file(s) modified)</div><div>Remove unused code</div>~ /trunk/or1ksim/sim-config.c<br /> nogj Thu, 30 Jun 2005 11:40:29 +0100 https://opencores.org/websvn//websvn/revision?repname=or1k&path=%2Ftrunk%2F&rev=1520 Add a usefull trace to the mc https://opencores.org/websvn//websvn/revision?repname=or1k&path=%2Ftrunk%2F&rev=1519 <div><strong>Rev 1519 - nogj</strong> (1 file(s) modified)</div><div>Add a usefull trace to the mc</div>~ /trunk/or1ksim/peripheral/mc.c<br /> nogj Thu, 30 Jun 2005 11:40:05 +0100 https://opencores.org/websvn//websvn/revision?repname=or1k&path=%2Ftrunk%2F&rev=1519 Print a '\n' at the end of the trace https://opencores.org/websvn//websvn/revision?repname=or1k&path=%2Ftrunk%2F&rev=1518 <div><strong>Rev 1518 - nogj</strong> (1 file(s) modified)</div><div>Print a '\n' at the end of the trace</div>~ /trunk/or1ksim/peripheral/16450.c<br /> nogj Thu, 30 Jun 2005 11:39:50 +0100 https://opencores.org/websvn//websvn/revision?repname=or1k&path=%2Ftrunk%2F&rev=1518 Use uint8_t instead of char https://opencores.org/websvn//websvn/revision?repname=or1k&path=%2Ftrunk%2F&rev=1517 <div><strong>Rev 1517 - nogj</strong> (1 file(s) modified)</div><div>Use uint8_t instead of char</div>~ /trunk/or1ksim/peripheral/16450.c<br /> nogj Thu, 30 Jun 2005 11:39:25 +0100 https://opencores.org/websvn//websvn/revision?repname=or1k&path=%2Ftrunk%2F&rev=1517
© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.