OpenCores
URL https://opencores.org/ocsvn/s6soc/s6soc/trunk

Error creating feed file, please check write permissions.
s6soc WebSVN RSS feed - s6soc https://opencores.org/websvn//websvn/listing?repname=s6soc&path=%2Fs6soc%2Ftrunk%2Fcmod.ucf& Sat, 13 Aug 2022 19:09:34 +0100 FeedCreator 1.7.2 The UART and PWM audio now work. This includes ... https://opencores.org/websvn//websvn/revision?repname=s6soc&path=%2Fs6soc%2Ftrunk%2F&rev=12 <div><strong>Rev 12 - dgisselq</strong> (19 file(s) modified)</div><div>The UART and PWM audio now work. This includes ...</div>~ /s6soc/trunk/cmod.ucf<br />~ /s6soc/trunk/cmodtop.ucf<br />~ /s6soc/trunk/doc/gfx/pinout.eps<br />~ /s6soc/trunk/doc/gfx/pmodmap.eps<br />~ /s6soc/trunk/rtl/busmaster.v<br />~ /s6soc/trunk/rtl/toplevel.v<br />~ /s6soc/trunk/rtl/wbpwmaudio.v<br />+ /s6soc/trunk/sw/dev<br />+ /s6soc/trunk/sw/dev/asmstartup.h<br />+ /s6soc/trunk/sw/dev/board.h<br />+ /s6soc/trunk/sw/dev/cmod.ld<br />+ /s6soc/trunk/sw/dev/doorbell.c<br />+ /s6soc/trunk/sw/dev/helloworld.c<br />+ /s6soc/trunk/sw/dev/Makefile<br />+ /s6soc/trunk/sw/dev/samples.c<br />+ /s6soc/trunk/sw/host/buildsamples.cpp<br />~ /s6soc/trunk/sw/host/Makefile<br />~ /s6soc/trunk/sw/host/regdefs.h<br />~ /s6soc/trunk/sw/Makefile<br /> dgisselq Sat, 30 Apr 2016 00:00:49 +0100 https://opencores.org/websvn//websvn/revision?repname=s6soc&path=%2Fs6soc%2Ftrunk%2F&rev=12 Runs on hardware now! Added proper pinouts, pipelined wishbone ... https://opencores.org/websvn//websvn/revision?repname=s6soc&path=%2Fs6soc%2Ftrunk%2F&rev=11 <div><strong>Rev 11 - dgisselq</strong> (25 file(s) modified)</div><div>Runs on hardware now! Added proper pinouts, pipelined wishbone ...</div>~ /s6soc/trunk/cmod.ucf<br />+ /s6soc/trunk/cmodtop.ucf<br />~ /s6soc/trunk/Makefile<br />~ /s6soc/trunk/rtl/altbusmaster.v<br />~ /s6soc/trunk/rtl/builddate.v<br />~ /s6soc/trunk/rtl/busmaster.v<br />~ /s6soc/trunk/rtl/cpu/idecode.v<br />~ /s6soc/trunk/rtl/cpu/zipcpu.v<br />+ /s6soc/trunk/rtl/deppbyte.v<br />~ /s6soc/trunk/rtl/wbqspiflash.v<br />+ /s6soc/trunk/sw/host/deppi.cpp<br />+ /s6soc/trunk/sw/host/deppi.h<br />~ /s6soc/trunk/sw/host/devbus.h<br />~ /s6soc/trunk/sw/host/flashdrvr.cpp<br />~ /s6soc/trunk/sw/host/flashdrvr.h<br />+ /s6soc/trunk/sw/host/llcomms.cpp<br />+ /s6soc/trunk/sw/host/llcomms.h<br />~ /s6soc/trunk/sw/host/Makefile<br />+ /s6soc/trunk/sw/host/readflash.cpp<br />~ /s6soc/trunk/sw/host/regdefs.h<br />+ /s6soc/trunk/sw/host/ttybus.cpp<br />+ /s6soc/trunk/sw/host/ttybus.h<br />~ /s6soc/trunk/sw/host/wbregs.cpp<br />+ /s6soc/trunk/sw/host/zipload.cpp<br />+ /s6soc/trunk/sw/Makefile<br /> dgisselq Fri, 29 Apr 2016 02:01:35 +0100 https://opencores.org/websvn//websvn/revision?repname=s6soc&path=%2Fs6soc%2Ftrunk%2F&rev=11 First pseudo-running version. The alternate configuration (not the main ... https://opencores.org/websvn//websvn/revision?repname=s6soc&path=%2Fs6soc%2Ftrunk%2F&rev=8 <div><strong>Rev 8 - dgisselq</strong> (26 file(s) modified)</div><div>First pseudo-running version. The alternate configuration (not the main ...</div>~ /s6soc/trunk/cmod.ucf<br />~ /s6soc/trunk/Makefile<br />~ /s6soc/trunk/rtl/altbusmaster.v<br />~ /s6soc/trunk/rtl/alttop.v<br />~ /s6soc/trunk/rtl/builddate.v<br />~ /s6soc/trunk/rtl/busmaster.v<br />~ /s6soc/trunk/rtl/cpu/ziptimer.v<br />+ /s6soc/trunk/rtl/Makefile<br />~ /s6soc/trunk/rtl/rtclight.v<br />~ /s6soc/trunk/rtl/spio.v<br />+ /s6soc/trunk/rtl/wbdeppsimple.v<br />~ /s6soc/trunk/rtl/wbpwmaudio.v<br />~ /s6soc/trunk/rtl/wbqspiflash.v<br />+ /s6soc/trunk/sw<br />+ /s6soc/trunk/sw/host<br />+ /s6soc/trunk/sw/host/deppbus.cpp<br />+ /s6soc/trunk/sw/host/deppbus.h<br />+ /s6soc/trunk/sw/host/devbus.h<br />+ /s6soc/trunk/sw/host/flashdrvr.cpp<br />+ /s6soc/trunk/sw/host/flashdrvr.h<br />+ /s6soc/trunk/sw/host/Makefile<br />+ /s6soc/trunk/sw/host/regdefs.cpp<br />+ /s6soc/trunk/sw/host/regdefs.h<br />+ /s6soc/trunk/sw/host/twoc.cpp<br />+ /s6soc/trunk/sw/host/twoc.h<br />+ /s6soc/trunk/sw/host/wbregs.cpp<br /> dgisselq Sun, 24 Apr 2016 01:26:43 +0100 https://opencores.org/websvn//websvn/revision?repname=s6soc&path=%2Fs6soc%2Ftrunk%2F&rev=8 Initial UCF modifications. Pin layout still isn't complete, but ... https://opencores.org/websvn//websvn/revision?repname=s6soc&path=%2Fs6soc%2Ftrunk%2F&rev=6 <div><strong>Rev 6 - dgisselq</strong> (2 file(s) modified)</div><div>Initial UCF modifications. Pin layout still isn't complete, but ...</div>~ /s6soc/trunk/cmod.ucf<br />~ /s6soc/trunk/Makefile<br /> dgisselq Sat, 02 Apr 2016 15:39:53 +0100 https://opencores.org/websvn//websvn/revision?repname=s6soc&path=%2Fs6soc%2Ftrunk%2F&rev=6 The initial check in--all the files that will make this ... https://opencores.org/websvn//websvn/revision?repname=s6soc&path=%2Fs6soc%2Ftrunk%2F&rev=2 <div><strong>Rev 2 - dgisselq</strong> (47 file(s) modified)</div><div>The initial check in--all the files that will make this ...</div>+ /s6soc/trunk/bench<br />+ /s6soc/trunk/bench/cpp<br />+ /s6soc/trunk/bench/cpp/Makefile<br />+ /s6soc/trunk/bench/cpp/qspiflashsim.cpp<br />+ /s6soc/trunk/bench/cpp/qspiflashsim.h<br />+ /s6soc/trunk/bench/cpp/testb.h<br />+ /s6soc/trunk/bench/cpp/twoc.cpp<br />+ /s6soc/trunk/bench/cpp/twoc.h<br />+ /s6soc/trunk/bench/cpp/uartsim.cpp<br />+ /s6soc/trunk/bench/cpp/uartsim.h<br />+ /s6soc/trunk/bench/cpp/zip_sim.cpp<br />+ /s6soc/trunk/cmod.ucf<br />+ /s6soc/trunk/Makefile<br />+ /s6soc/trunk/mkdatev.pl<br />+ /s6soc/trunk/rtl<br />+ /s6soc/trunk/rtl/builddate.v<br />+ /s6soc/trunk/rtl/busmaster.v<br />+ /s6soc/trunk/rtl/cpu<br />+ /s6soc/trunk/rtl/cpu/busdelay.v<br />+ /s6soc/trunk/rtl/cpu/cpudefs.v<br />+ /s6soc/trunk/rtl/cpu/cpuops.v<br />+ /s6soc/trunk/rtl/cpu/icontrol.v<br />+ /s6soc/trunk/rtl/cpu/idecode.v<br />+ /s6soc/trunk/rtl/cpu/memops.v<br />+ /s6soc/trunk/rtl/cpu/prefetch.v<br />+ /s6soc/trunk/rtl/cpu/wbarbiter.v<br />+ /s6soc/trunk/rtl/cpu/wbdblpriarb.v<br />+ /s6soc/trunk/rtl/cpu/wbpriarbiter.v<br />+ /s6soc/trunk/rtl/cpu/zipbones.v<br />+ /s6soc/trunk/rtl/cpu/zipcpu.v<br />+ /s6soc/trunk/rtl/cpu/ziptimer.v<br />+ /s6soc/trunk/rtl/flashconfig.v<br />+ /s6soc/trunk/rtl/flash_config.v<br />+ /s6soc/trunk/rtl/llqspi.v<br />+ /s6soc/trunk/rtl/memdev.v<br />+ /s6soc/trunk/rtl/rtcdate.v<br />+ /s6soc/trunk/rtl/rtclight.v<br />+ /s6soc/trunk/rtl/rxuart.v<br />+ /s6soc/trunk/rtl/spio.v<br />+ /s6soc/trunk/rtl/toplevel.v<br />+ /s6soc/trunk/rtl/txuart.v<br />+ /s6soc/trunk/rtl/wbgpio.v<br />+ /s6soc/trunk/rtl/wbicape6.v<br />+ /s6soc/trunk/rtl/wbicapesimple.v<br />+ /s6soc/trunk/rtl/wbpwmaudio.v<br />+ /s6soc/trunk/rtl/wbqspiflash.v<br />+ /s6soc/trunk/rtl/wbscope.v<br /> dgisselq Tue, 22 Mar 2016 20:37:28 +0100 https://opencores.org/websvn//websvn/revision?repname=s6soc&path=%2Fs6soc%2Ftrunk%2F&rev=2
© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.