OpenCores
URL https://opencores.org/ocsvn/s6soc/s6soc/trunk

Error creating feed file, please check write permissions.
s6soc WebSVN RSS feed - s6soc https://opencores.org/websvn//websvn/listing?repname=s6soc&path=%2Fs6soc%2Ftrunk%2Fsw%2Fhost%2F& Thu, 28 Mar 2024 19:41:12 +0100 FeedCreator 1.7.2 S6SoC 8-bit support https://opencores.org/websvn//websvn/revision?repname=s6soc&path=%2Fs6soc%2Ftrunk%2Fsw%2Fhost%2F&rev=45 <div><strong>Rev 45 - dgisselq</strong> (45 file(s) modified)</div><div>S6SoC 8-bit support</div>~ /s6soc/trunk/sw/dev/asmstartup.h<br />~ /s6soc/trunk/sw/dev/board.h<br />~ /s6soc/trunk/sw/dev/cmod.ld<br />~ /s6soc/trunk/sw/dev/display.c<br />~ /s6soc/trunk/sw/dev/display.h<br />~ /s6soc/trunk/sw/dev/doorbell.c<br />~ /s6soc/trunk/sw/dev/doorbell2.c<br />~ /s6soc/trunk/sw/dev/helloworld.c<br />~ /s6soc/trunk/sw/dev/keypad.c<br />~ /s6soc/trunk/sw/dev/keypad.h<br />~ /s6soc/trunk/sw/dev/kptest.c<br />~ /s6soc/trunk/sw/dev/Makefile<br />~ /s6soc/trunk/sw/dev/rtcsim.c<br />~ /s6soc/trunk/sw/dev/samples.c<br />~ /s6soc/trunk/sw/host/deppi.cpp<br />~ /s6soc/trunk/sw/host/deppi.h<br />~ /s6soc/trunk/sw/host/dumpuart.cpp<br />~ /s6soc/trunk/sw/host/flashdrvr.cpp<br />~ /s6soc/trunk/sw/host/flashdrvr.h<br />~ /s6soc/trunk/sw/host/llcomms.cpp<br />~ /s6soc/trunk/sw/host/llcomms.h<br />~ /s6soc/trunk/sw/host/Makefile<br />~ /s6soc/trunk/sw/host/readflash.cpp<br />~ /s6soc/trunk/sw/host/regdefs.cpp<br />~ /s6soc/trunk/sw/host/regdefs.h<br />~ /s6soc/trunk/sw/host/ttybus.cpp<br />~ /s6soc/trunk/sw/host/ttybus.h<br />~ /s6soc/trunk/sw/host/wbregs.cpp<br />~ /s6soc/trunk/sw/host/zipload.cpp<br />~ /s6soc/trunk/sw/zipos/board.h<br />~ /s6soc/trunk/sw/zipos/bootloader.c<br />~ /s6soc/trunk/sw/zipos/cmod.ld<br />~ /s6soc/trunk/sw/zipos/cmodram.ld<br />~ /s6soc/trunk/sw/zipos/doorbell.c<br />~ /s6soc/trunk/sw/zipos/kernel.c<br />~ /s6soc/trunk/sw/zipos/ksetup.c<br />~ /s6soc/trunk/sw/zipos/ktraps.h<br />~ /s6soc/trunk/sw/zipos/Makefile<br />~ /s6soc/trunk/sw/zipos/pipesetup.c<br />~ /s6soc/trunk/sw/zipos/resetdump.s<br />~ /s6soc/trunk/sw/zipos/syspipe.c<br />~ /s6soc/trunk/sw/zipos/syspipe.h<br />~ /s6soc/trunk/sw/zipos/taskp.c<br />~ /s6soc/trunk/sw/zipos/ziplib.c<br />~ /s6soc/trunk/sw/zipos/zipsys.h<br /> dgisselq Thu, 09 Mar 2017 14:31:48 +0100 https://opencores.org/websvn//websvn/revision?repname=s6soc&path=%2Fs6soc%2Ftrunk%2Fsw%2Fhost%2F&rev=45 Updated the documentation. https://opencores.org/websvn//websvn/revision?repname=s6soc&path=%2Fs6soc%2Ftrunk%2Fsw%2Fhost%2F&rev=38 <div><strong>Rev 38 - dgisselq</strong> (1 file(s) modified)</div><div>Updated the documentation.</div>~ /s6soc/trunk/sw/host/buildsamples.cpp<br /> dgisselq Wed, 18 May 2016 00:09:29 +0100 https://opencores.org/websvn//websvn/revision?repname=s6soc&path=%2Fs6soc%2Ftrunk%2Fsw%2Fhost%2F&rev=38 Modified to be able to handle different load from virtual ... https://opencores.org/websvn//websvn/revision?repname=s6soc&path=%2Fs6soc%2Ftrunk%2Fsw%2Fhost%2F&rev=26 <div><strong>Rev 26 - dgisselq</strong> (1 file(s) modified)</div><div>Modified to be able to handle different load from virtual ...</div>~ /s6soc/trunk/sw/host/zipload.cpp<br /> dgisselq Tue, 10 May 2016 14:30:27 +0100 https://opencores.org/websvn//websvn/revision?repname=s6soc&path=%2Fs6soc%2Ftrunk%2Fsw%2Fhost%2F&rev=26 Addition of dumpuart.cpp to dump the UART transactions to a ... https://opencores.org/websvn//websvn/revision?repname=s6soc&path=%2Fs6soc%2Ftrunk%2Fsw%2Fhost%2F&rev=19 <div><strong>Rev 19 - dgisselq</strong> (4 file(s) modified)</div><div>Addition of dumpuart.cpp to dump the UART transactions to a ...</div>+ /s6soc/trunk/sw/host/dumpuart.cpp<br />~ /s6soc/trunk/sw/host/flashdrvr.cpp<br />~ /s6soc/trunk/sw/host/Makefile<br />~ /s6soc/trunk/sw/host/zipload.cpp<br /> dgisselq Fri, 06 May 2016 15:23:08 +0100 https://opencores.org/websvn//websvn/revision?repname=s6soc&path=%2Fs6soc%2Ftrunk%2Fsw%2Fhost%2F&rev=19 Modified the loader so that it will load even if ... https://opencores.org/websvn//websvn/revision?repname=s6soc&path=%2Fs6soc%2Ftrunk%2Fsw%2Fhost%2F&rev=14 <div><strong>Rev 14 - dgisselq</strong> (2 file(s) modified)</div><div>Modified the loader so that it will load even if ...</div>~ /s6soc/trunk/sw/host/flashdrvr.cpp<br />~ /s6soc/trunk/sw/host/zipload.cpp<br /> dgisselq Sat, 30 Apr 2016 21:46:33 +0100 https://opencores.org/websvn//websvn/revision?repname=s6soc&path=%2Fs6soc%2Ftrunk%2Fsw%2Fhost%2F&rev=14 The UART and PWM audio now work. This includes ... https://opencores.org/websvn//websvn/revision?repname=s6soc&path=%2Fs6soc%2Ftrunk%2Fsw%2Fhost%2F&rev=12 <div><strong>Rev 12 - dgisselq</strong> (19 file(s) modified)</div><div>The UART and PWM audio now work. This includes ...</div>~ /s6soc/trunk/cmod.ucf<br />~ /s6soc/trunk/cmodtop.ucf<br />~ /s6soc/trunk/doc/gfx/pinout.eps<br />~ /s6soc/trunk/doc/gfx/pmodmap.eps<br />~ /s6soc/trunk/rtl/busmaster.v<br />~ /s6soc/trunk/rtl/toplevel.v<br />~ /s6soc/trunk/rtl/wbpwmaudio.v<br />+ /s6soc/trunk/sw/dev<br />+ /s6soc/trunk/sw/dev/asmstartup.h<br />+ /s6soc/trunk/sw/dev/board.h<br />+ /s6soc/trunk/sw/dev/cmod.ld<br />+ /s6soc/trunk/sw/dev/doorbell.c<br />+ /s6soc/trunk/sw/dev/helloworld.c<br />+ /s6soc/trunk/sw/dev/Makefile<br />+ /s6soc/trunk/sw/dev/samples.c<br />+ /s6soc/trunk/sw/host/buildsamples.cpp<br />~ /s6soc/trunk/sw/host/Makefile<br />~ /s6soc/trunk/sw/host/regdefs.h<br />~ /s6soc/trunk/sw/Makefile<br /> dgisselq Sat, 30 Apr 2016 00:00:49 +0100 https://opencores.org/websvn//websvn/revision?repname=s6soc&path=%2Fs6soc%2Ftrunk%2Fsw%2Fhost%2F&rev=12 Runs on hardware now! Added proper pinouts, pipelined wishbone ... https://opencores.org/websvn//websvn/revision?repname=s6soc&path=%2Fs6soc%2Ftrunk%2Fsw%2Fhost%2F&rev=11 <div><strong>Rev 11 - dgisselq</strong> (25 file(s) modified)</div><div>Runs on hardware now! Added proper pinouts, pipelined wishbone ...</div>~ /s6soc/trunk/cmod.ucf<br />+ /s6soc/trunk/cmodtop.ucf<br />~ /s6soc/trunk/Makefile<br />~ /s6soc/trunk/rtl/altbusmaster.v<br />~ /s6soc/trunk/rtl/builddate.v<br />~ /s6soc/trunk/rtl/busmaster.v<br />~ /s6soc/trunk/rtl/cpu/idecode.v<br />~ /s6soc/trunk/rtl/cpu/zipcpu.v<br />+ /s6soc/trunk/rtl/deppbyte.v<br />~ /s6soc/trunk/rtl/wbqspiflash.v<br />+ /s6soc/trunk/sw/host/deppi.cpp<br />+ /s6soc/trunk/sw/host/deppi.h<br />~ /s6soc/trunk/sw/host/devbus.h<br />~ /s6soc/trunk/sw/host/flashdrvr.cpp<br />~ /s6soc/trunk/sw/host/flashdrvr.h<br />+ /s6soc/trunk/sw/host/llcomms.cpp<br />+ /s6soc/trunk/sw/host/llcomms.h<br />~ /s6soc/trunk/sw/host/Makefile<br />+ /s6soc/trunk/sw/host/readflash.cpp<br />~ /s6soc/trunk/sw/host/regdefs.h<br />+ /s6soc/trunk/sw/host/ttybus.cpp<br />+ /s6soc/trunk/sw/host/ttybus.h<br />~ /s6soc/trunk/sw/host/wbregs.cpp<br />+ /s6soc/trunk/sw/host/zipload.cpp<br />+ /s6soc/trunk/sw/Makefile<br /> dgisselq Fri, 29 Apr 2016 02:01:35 +0100 https://opencores.org/websvn//websvn/revision?repname=s6soc&path=%2Fs6soc%2Ftrunk%2Fsw%2Fhost%2F&rev=11 First pseudo-running version. The alternate configuration (not the main ... https://opencores.org/websvn//websvn/revision?repname=s6soc&path=%2Fs6soc%2Ftrunk%2Fsw%2Fhost%2F&rev=8 <div><strong>Rev 8 - dgisselq</strong> (26 file(s) modified)</div><div>First pseudo-running version. The alternate configuration (not the main ...</div>~ /s6soc/trunk/cmod.ucf<br />~ /s6soc/trunk/Makefile<br />~ /s6soc/trunk/rtl/altbusmaster.v<br />~ /s6soc/trunk/rtl/alttop.v<br />~ /s6soc/trunk/rtl/builddate.v<br />~ /s6soc/trunk/rtl/busmaster.v<br />~ /s6soc/trunk/rtl/cpu/ziptimer.v<br />+ /s6soc/trunk/rtl/Makefile<br />~ /s6soc/trunk/rtl/rtclight.v<br />~ /s6soc/trunk/rtl/spio.v<br />+ /s6soc/trunk/rtl/wbdeppsimple.v<br />~ /s6soc/trunk/rtl/wbpwmaudio.v<br />~ /s6soc/trunk/rtl/wbqspiflash.v<br />+ /s6soc/trunk/sw<br />+ /s6soc/trunk/sw/host<br />+ /s6soc/trunk/sw/host/deppbus.cpp<br />+ /s6soc/trunk/sw/host/deppbus.h<br />+ /s6soc/trunk/sw/host/devbus.h<br />+ /s6soc/trunk/sw/host/flashdrvr.cpp<br />+ /s6soc/trunk/sw/host/flashdrvr.h<br />+ /s6soc/trunk/sw/host/Makefile<br />+ /s6soc/trunk/sw/host/regdefs.cpp<br />+ /s6soc/trunk/sw/host/regdefs.h<br />+ /s6soc/trunk/sw/host/twoc.cpp<br />+ /s6soc/trunk/sw/host/twoc.h<br />+ /s6soc/trunk/sw/host/wbregs.cpp<br /> dgisselq Sun, 24 Apr 2016 01:26:43 +0100 https://opencores.org/websvn//websvn/revision?repname=s6soc&path=%2Fs6soc%2Ftrunk%2Fsw%2Fhost%2F&rev=8
© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.