URL
https://opencores.org/ocsvn/spi_verilog_master_slave/spi_verilog_master_slave/trunk
Error creating feed file, please check write permissions.
spi_verilog_master_slave
WebSVN RSS feed - spi_verilog_master_slave
https://opencores.org/websvn//websvn/listing?repname=spi_verilog_master_slave&path=%2Fspi_verilog_master_slave%2Fbranches%2Fcurrent_cpy%2F&
Fri, 29 Mar 2024 12:33:22 +0100
FeedCreator 1.7.2
-
to add parametizable code
https://opencores.org/websvn//websvn/revision?repname=spi_verilog_master_slave&path=%2Fspi_verilog_master_slave%2Fbranches%2Fcurrent_cpy%2F&rev=10
<div><strong>Rev 10 - santhg</strong> (1 file(s) modified)</div><div>to add parametizable code</div>+ /spi_verilog_master_slave/branches/current_cpy<br />
santhg
Sun, 18 Nov 2018 14:01:46 +0100
https://opencores.org/websvn//websvn/revision?repname=spi_verilog_master_slave&path=%2Fspi_verilog_master_slave%2Fbranches%2Fcurrent_cpy%2F&rev=10
-
...
https://opencores.org/websvn//websvn/revision?repname=spi_verilog_master_slave&path=%2Fspi_verilog_master_slave%2Ftrunk%2F&rev=7
<div><strong>Rev 7 - santhg</strong> (3 file(s) modified)</div><div>...</div>+ /spi_verilog_master_slave/trunk/rtl/spi_master.v<br />+ /spi_verilog_master_slave/trunk/rtl/spi_slave.v<br />+ /spi_verilog_master_slave/trunk/testbench/TB_SPI_MasSlv.v<br />
santhg
Wed, 16 Dec 2015 17:39:50 +0100
https://opencores.org/websvn//websvn/revision?repname=spi_verilog_master_slave&path=%2Fspi_verilog_master_slave%2Ftrunk%2F&rev=7
-
...
https://opencores.org/websvn//websvn/revision?repname=spi_verilog_master_slave&path=%2Fspi_verilog_master_slave%2Ftrunk%2F&rev=6
<div><strong>Rev 6 - santhg</strong> (2 file(s) modified)</div><div>...</div>- /spi_verilog_master_slave/trunk/tb<br />+ /spi_verilog_master_slave/trunk/testbench<br />
santhg
Sun, 06 Dec 2015 17:26:50 +0100
https://opencores.org/websvn//websvn/revision?repname=spi_verilog_master_slave&path=%2Fspi_verilog_master_slave%2Ftrunk%2F&rev=6
-
...
https://opencores.org/websvn//websvn/revision?repname=spi_verilog_master_slave&path=%2Fspi_verilog_master_slave%2Ftrunk%2F&rev=5
<div><strong>Rev 5 - santhg</strong> (2 file(s) modified)</div><div>...</div>+ /spi_verilog_master_slave/trunk/rtl<br />+ /spi_verilog_master_slave/trunk/tb<br />
santhg
Fri, 27 Nov 2015 17:15:52 +0100
https://opencores.org/websvn//websvn/revision?repname=spi_verilog_master_slave&path=%2Fspi_verilog_master_slave%2Ftrunk%2F&rev=5
-
The project and the structure was created
https://opencores.org/websvn//websvn/revision?repname=spi_verilog_master_slave&path=%2Fspi_verilog_master_slave%2Ftrunk%2F&rev=1
<div><strong>Rev 1 - root</strong> (4 file(s) modified)</div><div>The project and the structure was created</div>+ /spi_verilog_master_slave<br />+ /spi_verilog_master_slave/branches<br />+ /spi_verilog_master_slave/tags<br />+ /spi_verilog_master_slave/trunk<br />
root
Wed, 12 Mar 2014 14:30:03 +0100
https://opencores.org/websvn//websvn/revision?repname=spi_verilog_master_slave&path=%2Fspi_verilog_master_slave%2Ftrunk%2F&rev=1
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.