URL
https://opencores.org/ocsvn/versatile_library/versatile_library/trunk
Error creating feed file, please check write permissions.
versatile_library
WebSVN RSS feed - versatile_library
https://opencores.org/websvn//websvn/listing?repname=versatile_library&path=%2Fversatile_library%2F&
Tue, 21 Apr 2026 02:13:02 +0100
FeedCreator 1.7.2
-
read changed to comb
https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2F&rev=82
<div><strong>Rev 82 - unneback</strong> (4 file(s) modified)</div><div>read changed to comb</div>~ /versatile_library/trunk/rtl/verilog/versatile_library.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library_actel.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library_altera.v<br />~ /versatile_library/trunk/rtl/verilog/wb.v<br />
unneback
Mon, 22 Aug 2011 09:51:57 +0100
https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2F&rev=82
-
read changed to comb
https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2F&rev=81
<div><strong>Rev 81 - unneback</strong> (4 file(s) modified)</div><div>read changed to comb</div>~ /versatile_library/trunk/rtl/verilog/versatile_library.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library_actel.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library_altera.v<br />~ /versatile_library/trunk/rtl/verilog/wb.v<br />
unneback
Mon, 22 Aug 2011 09:29:17 +0100
https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2F&rev=81
-
avalon read write
https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2F&rev=80
<div><strong>Rev 80 - unneback</strong> (4 file(s) modified)</div><div>avalon read write</div>~ /versatile_library/trunk/rtl/verilog/versatile_library.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library_actel.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library_altera.v<br />~ /versatile_library/trunk/rtl/verilog/wb.v<br />
unneback
Fri, 19 Aug 2011 14:01:47 +0100
https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2F&rev=80
-
avalon read write
https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2F&rev=79
<div><strong>Rev 79 - unneback</strong> (4 file(s) modified)</div><div>avalon read write</div>~ /versatile_library/trunk/rtl/verilog/versatile_library.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library_actel.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library_altera.v<br />~ /versatile_library/trunk/rtl/verilog/wb.v<br />
unneback
Fri, 19 Aug 2011 13:26:22 +0100
https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2F&rev=79
-
default to length = 1
https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2F&rev=78
<div><strong>Rev 78 - unneback</strong> (4 file(s) modified)</div><div>default to length = 1</div>~ /versatile_library/trunk/rtl/verilog/versatile_library.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library_actel.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library_altera.v<br />~ /versatile_library/trunk/rtl/verilog/wb.v<br />
unneback
Fri, 19 Aug 2011 12:28:01 +0100
https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2F&rev=78
-
bridge update
https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2F&rev=77
<div><strong>Rev 77 - unneback</strong> (5 file(s) modified)</div><div>bridge update</div>~ /versatile_library/trunk/rtl/verilog/memories.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library_actel.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library_altera.v<br />~ /versatile_library/trunk/rtl/verilog/wb.v<br />
unneback
Fri, 19 Aug 2011 11:09:40 +0100
https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2F&rev=77
-
dependency for wb3 to avalon bus
https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2F&rev=76
<div><strong>Rev 76 - unneback</strong> (2 file(s) modified)</div><div>dependency for wb3 to avalon bus</div>~ /versatile_library/trunk/rtl/verilog/defines.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library.v<br />
unneback
Fri, 19 Aug 2011 07:52:53 +0100
https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2F&rev=76
-
added wb to avalon bridge
https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2F&rev=75
<div><strong>Rev 75 - unneback</strong> (8 file(s) modified)</div><div>added wb to avalon bridge</div>~ /versatile_library/trunk/rtl/verilog/defines.v<br />~ /versatile_library/trunk/rtl/verilog/Makefile<br />~ /versatile_library/trunk/rtl/verilog/memories.v<br />~ /versatile_library/trunk/rtl/verilog/registers.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library_actel.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library_altera.v<br />~ /versatile_library/trunk/rtl/verilog/wb.v<br />
unneback
Fri, 19 Aug 2011 07:46:22 +0100
https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2F&rev=75
-
added abckend file for async set reset dff
https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2F&rev=74
<div><strong>Rev 74 - unneback</strong> (3 file(s) modified)</div><div>added abckend file for async set reset dff</div>+ /versatile_library/trunk/backend<br />+ /versatile_library/trunk/backend/altera<br />+ /versatile_library/trunk/backend/altera/lpm_ff.v<br />
unneback
Thu, 11 Aug 2011 13:14:34 +0100
https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2F&rev=74
-
no arbiter in wb_b3_ram_be
https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2F&rev=73
<div><strong>Rev 73 - unneback</strong> (4 file(s) modified)</div><div>no arbiter in wb_b3_ram_be</div>~ /versatile_library/trunk/rtl/verilog/memories.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library_actel.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library_altera.v<br />
unneback
Thu, 11 Aug 2011 09:59:56 +0100
https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2F&rev=73
-
no arbiter in wb_b3_ram_be
https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2F&rev=72
<div><strong>Rev 72 - unneback</strong> (5 file(s) modified)</div><div>no arbiter in wb_b3_ram_be</div>~ /versatile_library/trunk/rtl/verilog/memories.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library_actel.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library_altera.v<br />~ /versatile_library/trunk/rtl/verilog/wb.v<br />
unneback
Thu, 11 Aug 2011 09:56:05 +0100
https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2F&rev=72
-
no arbiter in wb_b3_ram_be
https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2F&rev=71
<div><strong>Rev 71 - unneback</strong> (4 file(s) modified)</div><div>no arbiter in wb_b3_ram_be</div>~ /versatile_library/trunk/rtl/verilog/versatile_library.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library_actel.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library_altera.v<br />~ /versatile_library/trunk/rtl/verilog/wb.v<br />
unneback
Thu, 11 Aug 2011 09:52:43 +0100
https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2F&rev=71
-
no arbiter in wb_b3_ram_be
https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2F&rev=70
<div><strong>Rev 70 - unneback</strong> (4 file(s) modified)</div><div>no arbiter in wb_b3_ram_be</div>~ /versatile_library/trunk/rtl/verilog/versatile_library.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library_actel.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library_altera.v<br />~ /versatile_library/trunk/rtl/verilog/wb.v<br />
unneback
Thu, 11 Aug 2011 09:50:52 +0100
https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2F&rev=70
-
no arbiter in wb_b3_ram_be
https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2F&rev=69
<div><strong>Rev 69 - unneback</strong> (4 file(s) modified)</div><div>no arbiter in wb_b3_ram_be</div>~ /versatile_library/trunk/rtl/verilog/versatile_library.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library_actel.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library_altera.v<br />~ /versatile_library/trunk/rtl/verilog/wb.v<br />
unneback
Thu, 11 Aug 2011 09:49:00 +0100
https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2F&rev=69
-
ram_be updated to optional mem_size
https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2F&rev=68
<div><strong>Rev 68 - unneback</strong> (5 file(s) modified)</div><div>ram_be updated to optional mem_size</div>~ /versatile_library/trunk/rtl/verilog/memories.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library_actel.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library_altera.v<br />~ /versatile_library/trunk/rtl/verilog/wb.v<br />
unneback
Thu, 11 Aug 2011 09:40:14 +0100
https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2F&rev=68
-
support up to 8 wbm on arbiter
https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2F&rev=67
<div><strong>Rev 67 - unneback</strong> (4 file(s) modified)</div><div>support up to 8 wbm on arbiter</div>~ /versatile_library/trunk/rtl/verilog/versatile_library.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library_actel.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library_altera.v<br />~ /versatile_library/trunk/rtl/verilog/wb.v<br />
unneback
Wed, 10 Aug 2011 10:07:08 +0100
https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2F&rev=67
-
RAM_BE ack_o vector
https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2F&rev=66
<div><strong>Rev 66 - unneback</strong> (4 file(s) modified)</div><div>RAM_BE ack_o vector</div>~ /versatile_library/trunk/rtl/verilog/versatile_library.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library_actel.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library_altera.v<br />~ /versatile_library/trunk/rtl/verilog/wb.v<br />
unneback
Sun, 03 Jul 2011 11:14:47 +0100
https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2F&rev=66
-
RAM_BE system verilog version
https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2F&rev=65
<div><strong>Rev 65 - unneback</strong> (4 file(s) modified)</div><div>RAM_BE system verilog version</div>~ /versatile_library/trunk/rtl/verilog/memories.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library_actel.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library_altera.v<br />
unneback
Sun, 03 Jul 2011 10:20:42 +0100
https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2F&rev=65
-
SPR reset value
https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2F&rev=64
<div><strong>Rev 64 - unneback</strong> (4 file(s) modified)</div><div>SPR reset value</div>~ /versatile_library/trunk/rtl/verilog/registers.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library_actel.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library_altera.v<br />
unneback
Sun, 03 Jul 2011 10:02:37 +0100
https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2F&rev=64
-
WB_B3_RAM_BE updates, bte port map + define dependency
https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2F&rev=63
<div><strong>Rev 63 - unneback</strong> (4 file(s) modified)</div><div>WB_B3_RAM_BE updates, bte port map + define dependency</div>~ /versatile_library/trunk/rtl/verilog/versatile_library.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library_actel.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library_altera.v<br />~ /versatile_library/trunk/rtl/verilog/wb.v<br />
unneback
Sun, 03 Jul 2011 09:55:02 +0100
https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2F&rev=63
© copyright 1999-2026
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.