OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Error creating feed file, please check write permissions.
versatile_library WebSVN RSS feed - versatile_library https://opencores.org/websvn//websvn/listing?repname=versatile_library&path=%2Fversatile_library%2Ftrunk%2Frtl%2Fverilog%2Fclk_and_reset.v& Tue, 24 Nov 2020 18:24:59 +0100 FeedCreator 1.7.2 reg -&gt; wire in and or mux in logic https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2Ftrunk%2Frtl%2Fverilog%2F&rev=21 <div><strong>Rev 21 - unneback</strong> (5 file(s) modified)</div><div>reg -&gt; wire in and or mux in logic</div>~ /versatile_library/trunk/rtl/verilog/clk_and_reset.v<br />~ /versatile_library/trunk/rtl/verilog/memories.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library_actel.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library_altera.v<br /> unneback Sat, 11 Dec 2010 21:17:47 +0100 https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2Ftrunk%2Frtl%2Fverilog%2F&rev=21 naming convention vl_ https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2Ftrunk%2Frtl%2Fverilog%2F&rev=18 <div><strong>Rev 18 - unneback</strong> (24 file(s) modified)</div><div>naming convention vl_</div>~ /versatile_library/trunk/doc/src/Versatile_library.odt<br />~ /versatile_library/trunk/doc/Versatile_library.pdf<br />+ /versatile_library/trunk/rtl/verilog/arith.v<br />~ /versatile_library/trunk/rtl/verilog/clk_and_reset.v<br />~ /versatile_library/trunk/rtl/verilog/cnt_bin_ce.csv<br />~ /versatile_library/trunk/rtl/verilog/cnt_bin_ce_clear.csv<br />~ /versatile_library/trunk/rtl/verilog/cnt_bin_ce_clear_set_rew.csv<br />~ /versatile_library/trunk/rtl/verilog/cnt_bin_ce_rew_l1.csv<br />+ /versatile_library/trunk/rtl/verilog/cnt_gray.csv<br />~ /versatile_library/trunk/rtl/verilog/cnt_gray_ce.csv<br />~ /versatile_library/trunk/rtl/verilog/cnt_gray_ce_bin.csv<br />~ /versatile_library/trunk/rtl/verilog/cnt_lfsr.csv<br />~ /versatile_library/trunk/rtl/verilog/cnt_lfsr_ce.csv<br />~ /versatile_library/trunk/rtl/verilog/cnt_lfsr_ce_rew_l1.csv<br />~ /versatile_library/trunk/rtl/verilog/cnt_lfsr_ce_zq.csv<br />~ /versatile_library/trunk/rtl/verilog/cnt_lfsr_zq.csv<br />~ /versatile_library/trunk/rtl/verilog/counters.v<br />~ /versatile_library/trunk/rtl/verilog/Makefile<br />~ /versatile_library/trunk/rtl/verilog/memories.v<br />~ /versatile_library/trunk/rtl/verilog/registers.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library_actel.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library_altera.v<br />~ /versatile_library/trunk/rtl/verilog/wb.v<br /> unneback Fri, 10 Dec 2010 10:09:44 +0100 https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2Ftrunk%2Frtl%2Fverilog%2F&rev=18 ... https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2Ftrunk%2Frtl%2Fverilog%2F&rev=17 <div><strong>Rev 17 - unneback</strong> (8 file(s) modified)</div><div>...</div>~ /versatile_library/trunk/doc/src/Versatile_library.odt<br />~ /versatile_library/trunk/doc/Versatile_library.pdf<br />~ /versatile_library/trunk/rtl/verilog/clk_and_reset.v<br />~ /versatile_library/trunk/rtl/verilog/registers.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library_actel.v<br />~ /versatile_library/trunk/rtl/verilog/versatile_library_altera.v<br />~ /versatile_library/trunk/rtl/verilog/wb.v<br /> unneback Thu, 07 Oct 2010 20:51:47 +0100 https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2Ftrunk%2Frtl%2Fverilog%2F&rev=17 added counters https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2Ftrunk%2Frtl%2Fverilog%2F&rev=4 <div><strong>Rev 4 - unneback</strong> (15 file(s) modified)</div><div>added counters</div>~ /versatile_library/trunk/doc/src/Versatile_library.odt<br />~ /versatile_library/trunk/doc/Versatile_library.pdf<br />~ /versatile_library/trunk/rtl/verilog/clk_and_reset.v<br />+ /versatile_library/trunk/rtl/verilog/cnt_bin_ce.csv<br />+ /versatile_library/trunk/rtl/verilog/cnt_bin_ce_clear.csv<br />+ /versatile_library/trunk/rtl/verilog/cnt_bin_ce_clear_set_rew.csv<br />+ /versatile_library/trunk/rtl/verilog/cnt_bin_ce_rew_l1.csv<br />- /versatile_library/trunk/rtl/verilog/cnt_gray.csv<br />- /versatile_library/trunk/rtl/verilog/cnt_gray_bin_ce.csv<br />+ /versatile_library/trunk/rtl/verilog/cnt_gray_ce_bin.csv<br />+ /versatile_library/trunk/rtl/verilog/cnt_lfsr_ce_rew_l1.csv<br />+ /versatile_library/trunk/rtl/verilog/cnt_lfsr_ce_zq.csv<br />+ /versatile_library/trunk/rtl/verilog/cnt_lfsr_zq.csv<br />~ /versatile_library/trunk/rtl/verilog/counters.v<br />~ /versatile_library/trunk/rtl/verilog/Makefile<br /> unneback Fri, 10 Sep 2010 15:10:15 +0100 https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2Ftrunk%2Frtl%2Fverilog%2F&rev=4 various updates counter added https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2Ftrunk%2Frtl%2Fverilog%2F&rev=3 <div><strong>Rev 3 - unneback</strong> (11 file(s) modified)</div><div>various updates<br /> counter added</div>~ /versatile_library/trunk/doc/src/Versatile_library.odt<br />+ /versatile_library/trunk/rtl/verilog/clk_and_reset.v<br />+ /versatile_library/trunk/rtl/verilog/cnt_gray.csv<br />+ /versatile_library/trunk/rtl/verilog/cnt_gray_bin_ce.csv<br />+ /versatile_library/trunk/rtl/verilog/cnt_gray_ce.csv<br />+ /versatile_library/trunk/rtl/verilog/cnt_lfsr.csv<br />+ /versatile_library/trunk/rtl/verilog/cnt_lfsr_ce.csv<br />+ /versatile_library/trunk/rtl/verilog/counters.v<br />+ /versatile_library/trunk/rtl/verilog/Makefile<br />+ /versatile_library/trunk/rtl/verilog/registers.v<br />+ /versatile_library/trunk/rtl/verilog/versatile_counter_defines.v<br /> unneback Tue, 07 Sep 2010 19:54:40 +0100 https://opencores.org/websvn//websvn/revision?repname=versatile_library&path=%2Fversatile_library%2Ftrunk%2Frtl%2Fverilog%2F&rev=3
© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.