URL
https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk
Error creating feed file, please check write permissions.
versatile_mem_ctrl
WebSVN RSS feed - versatile_mem_ctrl
https://opencores.org/websvn//websvn/listing?repname=versatile_mem_ctrl&path=%2Fversatile_mem_ctrl%2F&
Fri, 29 Mar 2024 12:40:30 +0100
FeedCreator 1.7.2
-
ddr3
https://opencores.org/websvn//websvn/revision?repname=versatile_mem_ctrl&path=%2Fversatile_mem_ctrl%2F&rev=113
<div><strong>Rev 113 - unneback</strong> (1 file(s) modified)</div><div>ddr3</div>~ /versatile_mem_ctrl/trunk/rtl/verilog/Makefile<br />
unneback
Thu, 11 Aug 2011 15:16:24 +0100
https://opencores.org/websvn//websvn/revision?repname=versatile_mem_ctrl&path=%2Fversatile_mem_ctrl%2F&rev=113
-
ddr3
https://opencores.org/websvn//websvn/revision?repname=versatile_mem_ctrl&path=%2Fversatile_mem_ctrl%2F&rev=112
<div><strong>Rev 112 - unneback</strong> (3 file(s) modified)</div><div>ddr3</div>~ /versatile_mem_ctrl/trunk/rtl/verilog/Makefile<br />~ /versatile_mem_ctrl/trunk/rtl/verilog/versatile_mem_ctrl_defines.v<br />~ /versatile_mem_ctrl/trunk/rtl/verilog/versatile_mem_ctrl_top.v<br />
unneback
Thu, 11 Aug 2011 15:15:00 +0100
https://opencores.org/websvn//websvn/revision?repname=versatile_mem_ctrl&path=%2Fversatile_mem_ctrl%2F&rev=112
-
major update
https://opencores.org/websvn//websvn/revision?repname=versatile_mem_ctrl&path=%2Fversatile_mem_ctrl%2F&rev=111
<div><strong>Rev 111 - unneback</strong> (5 file(s) modified)</div><div>major update</div>~ /versatile_mem_ctrl/trunk/rtl/verilog/copyright.v<br />~ /versatile_mem_ctrl/trunk/rtl/verilog/Makefile<br />+ /versatile_mem_ctrl/trunk/rtl/verilog/sdr_sdram_ctrl.v<br />+ /versatile_mem_ctrl/trunk/rtl/verilog/versatile_mem_ctrl_defines.v<br />+ /versatile_mem_ctrl/trunk/rtl/verilog/versatile_mem_ctrl_top.v<br />
unneback
Thu, 11 Aug 2011 13:12:50 +0100
https://opencores.org/websvn//websvn/revision?repname=versatile_mem_ctrl&path=%2Fversatile_mem_ctrl%2F&rev=111
-
files deleted
https://opencores.org/websvn//websvn/revision?repname=versatile_mem_ctrl&path=%2Fversatile_mem_ctrl%2F&rev=110
<div><strong>Rev 110 - unneback</strong> (2 file(s) modified)</div><div>files deleted</div>- /versatile_mem_ctrl/trunk/rtl/verilog/sdr_16_defines.v<br />- /versatile_mem_ctrl/trunk/rtl/verilog/sdr_sdram_16_ctrl.v<br />
unneback
Thu, 11 Aug 2011 13:10:46 +0100
https://opencores.org/websvn//websvn/revision?repname=versatile_mem_ctrl&path=%2Fversatile_mem_ctrl%2F&rev=110
-
Rev2 from trunk
https://opencores.org/websvn//websvn/revision?repname=versatile_mem_ctrl&path=%2Fversatile_mem_ctrl%2F&rev=109
<div><strong>Rev 109 - unneback</strong> (1 file(s) modified)</div><div>Rev2 from trunk</div>+ /versatile_mem_ctrl/tags/Rev2<br />
unneback
Thu, 11 Aug 2011 13:06:44 +0100
https://opencores.org/websvn//websvn/revision?repname=versatile_mem_ctrl&path=%2Fversatile_mem_ctrl%2F&rev=109
-
updated documentation
https://opencores.org/websvn//websvn/revision?repname=versatile_mem_ctrl&path=%2Fversatile_mem_ctrl%2F&rev=108
<div><strong>Rev 108 - unneback</strong> (1 file(s) modified)</div><div>updated documentation</div>~ /versatile_mem_ctrl/trunk/doc/versatile_mem_ctrl.pdf<br />
unneback
Thu, 11 Aug 2011 13:01:54 +0100
https://opencores.org/websvn//websvn/revision?repname=versatile_mem_ctrl&path=%2Fversatile_mem_ctrl%2F&rev=108
-
corrected signal type for ba
https://opencores.org/websvn//websvn/revision?repname=versatile_mem_ctrl&path=%2Fversatile_mem_ctrl%2F&rev=107
<div><strong>Rev 107 - unneback</strong> (1 file(s) modified)</div><div>corrected signal type for ba</div>~ /versatile_mem_ctrl/trunk/rtl/verilog/sdr_sdram_16_ctrl.v<br />
unneback
Tue, 08 Mar 2011 08:49:53 +0100
https://opencores.org/websvn//websvn/revision?repname=versatile_mem_ctrl&path=%2Fversatile_mem_ctrl%2F&rev=107
-
added texinfo User guide and updated fsm
https://opencores.org/websvn//websvn/revision?repname=versatile_mem_ctrl&path=%2Fversatile_mem_ctrl%2F&rev=106
<div><strong>Rev 106 - unneback</strong> (11 file(s) modified)</div><div>added texinfo User guide and updated fsm</div>~ /versatile_mem_ctrl/trunk/bench/mt48lc16m16a2.v<br />~ /versatile_mem_ctrl/trunk/bench/tb.v<br />~ /versatile_mem_ctrl/trunk/bench/wbm.v<br />+ /versatile_mem_ctrl/trunk/doc/src/aref.png<br />~ /versatile_mem_ctrl/trunk/doc/src/Makefile<br />+ /versatile_mem_ctrl/trunk/doc/src/sdr_sdram_16.fsm<br />+ /versatile_mem_ctrl/trunk/doc/src/sdr_sdram_16.png<br />+ /versatile_mem_ctrl/trunk/doc/src/tRCD.png<br />~ /versatile_mem_ctrl/trunk/doc/src/versatile_mem_ctrl.texi<br />+ /versatile_mem_ctrl/trunk/doc/versatile_mem_ctrl.pdf<br />~ /versatile_mem_ctrl/trunk/rtl/verilog/sdr_sdram_16_ctrl.v<br />
unneback
Fri, 18 Feb 2011 21:37:59 +0100
https://opencores.org/websvn//websvn/revision?repname=versatile_mem_ctrl&path=%2Fversatile_mem_ctrl%2F&rev=106
-
versatile_mem modules naming
https://opencores.org/websvn//websvn/revision?repname=versatile_mem_ctrl&path=%2Fversatile_mem_ctrl%2F&rev=105
<div><strong>Rev 105 - unneback</strong> (1 file(s) modified)</div><div>versatile_mem modules naming</div>~ /versatile_mem_ctrl/trunk/rtl/verilog/sdr_sdram_16_ctrl.v<br />
unneback
Fri, 11 Feb 2011 14:56:05 +0100
https://opencores.org/websvn//websvn/revision?repname=versatile_mem_ctrl&path=%2Fversatile_mem_ctrl%2F&rev=105
-
versatile_mem modules naming
https://opencores.org/websvn//websvn/revision?repname=versatile_mem_ctrl&path=%2Fversatile_mem_ctrl%2F&rev=104
<div><strong>Rev 104 - unneback</strong> (2 file(s) modified)</div><div>versatile_mem modules naming</div>~ /versatile_mem_ctrl/trunk/rtl/verilog/sdr_16_defines.v<br />~ /versatile_mem_ctrl/trunk/rtl/verilog/sdr_sdram_16_ctrl.v<br />
unneback
Fri, 11 Feb 2011 14:55:07 +0100
https://opencores.org/websvn//websvn/revision?repname=versatile_mem_ctrl&path=%2Fversatile_mem_ctrl%2F&rev=104
-
added new block diagram pictures and texi source
https://opencores.org/websvn//websvn/revision?repname=versatile_mem_ctrl&path=%2Fversatile_mem_ctrl%2F&rev=103
<div><strong>Rev 103 - unneback</strong> (10 file(s) modified)</div><div>added new block diagram pictures and texi source</div>+ /versatile_mem_ctrl/trunk/doc/src/block-sdram-wbwb-arbiter.odg<br />+ /versatile_mem_ctrl/trunk/doc/src/block-sdram-wbwb-arbiter.png<br />+ /versatile_mem_ctrl/trunk/doc/src/block-sdram-wbwb.odg<br />+ /versatile_mem_ctrl/trunk/doc/src/block-sdram-wbwb.png<br />+ /versatile_mem_ctrl/trunk/doc/src/block-sdram.odg<br />+ /versatile_mem_ctrl/trunk/doc/src/block-sdram.png<br />+ /versatile_mem_ctrl/trunk/doc/src/fdl.texi<br />+ /versatile_mem_ctrl/trunk/doc/src/Makefile<br />+ /versatile_mem_ctrl/trunk/doc/src/versatile_mem_ctrl.texi<br />+ /versatile_mem_ctrl/trunk/doc/src/version.texi<br />
unneback
Thu, 13 Jan 2011 20:51:25 +0100
https://opencores.org/websvn//websvn/revision?repname=versatile_mem_ctrl&path=%2Fversatile_mem_ctrl%2F&rev=103
-
cleaning up
https://opencores.org/websvn//websvn/revision?repname=versatile_mem_ctrl&path=%2Fversatile_mem_ctrl%2F&rev=102
<div><strong>Rev 102 - unneback</strong> (4 file(s) modified)</div><div>cleaning up</div>- /versatile_mem_ctrl/trunk/rtl/verilog/cke_delay_counter_defines.v<br />- /versatile_mem_ctrl/trunk/rtl/verilog/fifo_adr_counter_defines.v<br />- /versatile_mem_ctrl/trunk/rtl/verilog/pre_delay_counter_defines.v<br />- /versatile_mem_ctrl/trunk/rtl/verilog/versatile_mem_ctrl_defines.v<br />
unneback
Tue, 11 Jan 2011 14:44:54 +0100
https://opencores.org/websvn//websvn/revision?repname=versatile_mem_ctrl&path=%2Fversatile_mem_ctrl%2F&rev=102
-
cleaning up
https://opencores.org/websvn//websvn/revision?repname=versatile_mem_ctrl&path=%2Fversatile_mem_ctrl%2F&rev=101
<div><strong>Rev 101 - unneback</strong> (27 file(s) modified)</div><div>cleaning up</div>- /versatile_mem_ctrl/trunk/rtl/verilog/burst_length_counter_defines.v<br />- /versatile_mem_ctrl/trunk/rtl/verilog/codec.v<br />- /versatile_mem_ctrl/trunk/rtl/verilog/ctrl_counter_defines.v<br />- /versatile_mem_ctrl/trunk/rtl/verilog/dcm_pll.v<br />- /versatile_mem_ctrl/trunk/rtl/verilog/ddr_16.fzm<br />- /versatile_mem_ctrl/trunk/rtl/verilog/ddr_16_defines.v<br />- /versatile_mem_ctrl/trunk/rtl/verilog/ddr_ff.v<br />- /versatile_mem_ctrl/trunk/rtl/verilog/delay.v<br />- /versatile_mem_ctrl/trunk/rtl/verilog/egress_fifo.v<br />- /versatile_mem_ctrl/trunk/rtl/verilog/fifo.v<br />- /versatile_mem_ctrl/trunk/rtl/verilog/fifo_fill.fzm<br />- /versatile_mem_ctrl/trunk/rtl/verilog/fizzim.pl<br />- /versatile_mem_ctrl/trunk/rtl/verilog/fsm_sdr_16.v<br />- /versatile_mem_ctrl/trunk/rtl/verilog/fsm_wb.v<br />- /versatile_mem_ctrl/trunk/rtl/verilog/inc_adr.v<br />- /versatile_mem_ctrl/trunk/rtl/verilog/latency_counter_defines.v<br />- /versatile_mem_ctrl/trunk/rtl/verilog/ref_counter_defines.v<br />- /versatile_mem_ctrl/trunk/rtl/verilog/ref_delay_counter_defines.v<br />- /versatile_mem_ctrl/trunk/rtl/verilog/sdr_16.fzm<br />- /versatile_mem_ctrl/trunk/rtl/verilog/sdr_16.v<br />- /versatile_mem_ctrl/trunk/rtl/verilog/versatile_counter.xls<br />- /versatile_mem_ctrl/trunk/rtl/verilog/versatile_fifo_async_cmp.v<br />- /versatile_mem_ctrl/trunk/rtl/verilog/versatile_mem_ctrl_ddr.v<br />- /versatile_mem_ctrl/trunk/rtl/verilog/versatile_mem_ctrl_ip.v<br />- /versatile_mem_ctrl/trunk/rtl/verilog/versatile_mem_ctrl_top.v<br />- /versatile_mem_ctrl/trunk/rtl/verilog/versatile_mem_ctrl_wb.v<br />- /versatile_mem_ctrl/trunk/rtl/verilog/wbwb_bridge.v<br />
unneback
Tue, 11 Jan 2011 14:44:17 +0100
https://opencores.org/websvn//websvn/revision?repname=versatile_mem_ctrl&path=%2Fversatile_mem_ctrl%2F&rev=101
-
...
https://opencores.org/websvn//websvn/revision?repname=versatile_mem_ctrl&path=%2Fversatile_mem_ctrl%2F&rev=100
<div><strong>Rev 100 - unneback</strong> (1 file(s) modified)</div><div>...</div>~ /versatile_mem_ctrl/trunk/rtl/verilog/sdr_sdram_16_ctrl.v<br />
unneback
Tue, 11 Jan 2011 14:41:48 +0100
https://opencores.org/websvn//websvn/revision?repname=versatile_mem_ctrl&path=%2Fversatile_mem_ctrl%2F&rev=100
-
updated stimuli with automatic check
https://opencores.org/websvn//websvn/revision?repname=versatile_mem_ctrl&path=%2Fversatile_mem_ctrl%2F&rev=99
<div><strong>Rev 99 - unneback</strong> (2 file(s) modified)</div><div>updated stimuli with automatic check</div>~ /versatile_mem_ctrl/trunk/bench/tb.v<br />~ /versatile_mem_ctrl/trunk/bench/wbm.v<br />
unneback
Tue, 11 Jan 2011 14:27:29 +0100
https://opencores.org/websvn//websvn/revision?repname=versatile_mem_ctrl&path=%2Fversatile_mem_ctrl%2F&rev=99
-
updates
https://opencores.org/websvn//websvn/revision?repname=versatile_mem_ctrl&path=%2Fversatile_mem_ctrl%2F&rev=98
<div><strong>Rev 98 - unneback</strong> (3 file(s) modified)</div><div>updates</div>~ /versatile_mem_ctrl/trunk/rtl/verilog/Makefile<br />~ /versatile_mem_ctrl/trunk/rtl/verilog/sdr_sdram_16_ctrl.v<br />~ /versatile_mem_ctrl/trunk/rtl/verilog/wbwb_bridge.v<br />
unneback
Thu, 30 Sep 2010 09:55:08 +0100
https://opencores.org/websvn//websvn/revision?repname=versatile_mem_ctrl&path=%2Fversatile_mem_ctrl%2F&rev=98
-
updated tb and sdram16
https://opencores.org/websvn//websvn/revision?repname=versatile_mem_ctrl&path=%2Fversatile_mem_ctrl%2F&rev=97
<div><strong>Rev 97 - unneback</strong> (3 file(s) modified)</div><div>updated tb and sdram16</div>~ /versatile_mem_ctrl/trunk/rtl/verilog/Makefile<br />~ /versatile_mem_ctrl/trunk/rtl/verilog/sdr_sdram_16_ctrl.v<br />~ /versatile_mem_ctrl/trunk/rtl/verilog/wbwb_bridge.v<br />
unneback
Wed, 29 Sep 2010 20:44:42 +0100
https://opencores.org/websvn//websvn/revision?repname=versatile_mem_ctrl&path=%2Fversatile_mem_ctrl%2F&rev=97
-
doc update
https://opencores.org/websvn//websvn/revision?repname=versatile_mem_ctrl&path=%2Fversatile_mem_ctrl%2F&rev=96
<div><strong>Rev 96 - unneback</strong> (3 file(s) modified)</div><div>doc update</div>~ /versatile_mem_ctrl/trunk/doc/src/sdr_16.fzm<br />~ /versatile_mem_ctrl/trunk/doc/src/sdr_16.png<br />~ /versatile_mem_ctrl/trunk/doc/src/versatile_mem_ctrl.odt<br />
unneback
Mon, 30 Aug 2010 08:58:14 +0100
https://opencores.org/websvn//websvn/revision?repname=versatile_mem_ctrl&path=%2Fversatile_mem_ctrl%2F&rev=96
-
new files
https://opencores.org/websvn//websvn/revision?repname=versatile_mem_ctrl&path=%2Fversatile_mem_ctrl%2F&rev=95
<div><strong>Rev 95 - unneback</strong> (4 file(s) modified)</div><div>new files</div>~ /versatile_mem_ctrl/trunk/rtl/verilog/Makefile<br />~ /versatile_mem_ctrl/trunk/rtl/verilog/sdr_16_defines.v<br />+ /versatile_mem_ctrl/trunk/rtl/verilog/sdr_sdram_16_ctrl.v<br />+ /versatile_mem_ctrl/trunk/rtl/verilog/wbwb_bridge.v<br />
unneback
Wed, 25 Aug 2010 19:55:14 +0100
https://opencores.org/websvn//websvn/revision?repname=versatile_mem_ctrl&path=%2Fversatile_mem_ctrl%2F&rev=95
-
new TB
https://opencores.org/websvn//websvn/revision?repname=versatile_mem_ctrl&path=%2Fversatile_mem_ctrl%2F&rev=94
<div><strong>Rev 94 - unneback</strong> (14 file(s) modified)</div><div>new TB</div>- /versatile_mem_ctrl/trunk/bench/fizzim.pl<br />- /versatile_mem_ctrl/trunk/bench/Makefile<br />~ /versatile_mem_ctrl/trunk/bench/tb.v<br />~ /versatile_mem_ctrl/trunk/bench/tb_defines.v<br />- /versatile_mem_ctrl/trunk/bench/wb0.fzm<br />- /versatile_mem_ctrl/trunk/bench/wb0.v<br />- /versatile_mem_ctrl/trunk/bench/wb0_ddr.fzm<br />- /versatile_mem_ctrl/trunk/bench/wb1.fzm<br />- /versatile_mem_ctrl/trunk/bench/wb1.v<br />- /versatile_mem_ctrl/trunk/bench/wb1_ddr.fzm<br />- /versatile_mem_ctrl/trunk/bench/wb4.fzm<br />- /versatile_mem_ctrl/trunk/bench/wb4.v<br />- /versatile_mem_ctrl/trunk/bench/wb4_ddr.fzm<br />+ /versatile_mem_ctrl/trunk/bench/wbm.v<br />
unneback
Tue, 17 Aug 2010 12:10:48 +0100
https://opencores.org/websvn//websvn/revision?repname=versatile_mem_ctrl&path=%2Fversatile_mem_ctrl%2F&rev=94
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.