OpenCores
URL https://opencores.org/ocsvn/zap/zap/trunk

Error creating feed file, please check write permissions.
zap WebSVN RSS feed - zap https://opencores.org/websvn//websvn/listing?repname=zap&path=%2Fzap%2F& Thu, 28 Mar 2024 15:24:41 +0100 FeedCreator 1.7.2 ... https://opencores.org/websvn//websvn/revision?repname=zap&path=%2Fzap%2F&rev=37 <div><strong>Rev 37 - Revanth</strong> (13 file(s) modified)</div><div>...</div>~ /zap/trunk/src/rtl/cpu/zap_alu_main.v<br />~ /zap/trunk/src/rtl/cpu/zap_decode.v<br />~ /zap/trunk/src/rtl/cpu/zap_localparams.vh<br />~ /zap/trunk/src/rtl/cpu/zap_predecode_mem_fsm.v<br />~ /zap/trunk/src/scripts/makefile<br />+ /zap/trunk/src/ts/thumb_test<br />+ /zap/trunk/src/ts/thumb_test/Config.cfg<br />+ /zap/trunk/src/ts/thumb_test/Description.txt<br />+ /zap/trunk/src/ts/thumb_test/linker.ld<br />+ /zap/trunk/src/ts/thumb_test/main.c<br />+ /zap/trunk/src/ts/thumb_test/makefile<br />+ /zap/trunk/src/ts/thumb_test/thumb.s<br />- /zap/trunk/src/ts/thumb_test1<br /> Revanth Sat, 02 Jun 2018 13:54:48 +0100 https://opencores.org/websvn//websvn/revision?repname=zap&path=%2Fzap%2F&rev=37 Added comments in testbench. https://opencores.org/websvn//websvn/revision?repname=zap&path=%2Fzap%2F&rev=36 <div><strong>Rev 36 - Revanth</strong> (1 file(s) modified)</div><div>Added comments in testbench.</div>~ /zap/trunk/src/testbench/cpu/zap_tb.v<br /> Revanth Sun, 27 May 2018 00:28:09 +0100 https://opencores.org/websvn//websvn/revision?repname=zap&path=%2Fzap%2F&rev=36 Added uart_tx https://opencores.org/websvn//websvn/revision?repname=zap&path=%2Fzap%2F&rev=35 <div><strong>Rev 35 - Revanth</strong> (16 file(s) modified)</div><div>Added uart_tx</div>+ /zap/trunk/src/ts/thumb_test1<br />+ /zap/trunk/src/ts/thumb_test1/Config.cfg<br />+ /zap/trunk/src/ts/thumb_test1/Description.txt<br />+ /zap/trunk/src/ts/thumb_test1/linker.ld<br />+ /zap/trunk/src/ts/thumb_test1/main.c<br />+ /zap/trunk/src/ts/thumb_test1/makefile<br />+ /zap/trunk/src/ts/thumb_test1/thumb.s<br />+ /zap/trunk/src/ts/uart_tx<br />+ /zap/trunk/src/ts/uart_tx/Config.cfg<br />+ /zap/trunk/src/ts/uart_tx/Description.txt<br />+ /zap/trunk/src/ts/uart_tx/main.c<br />+ /zap/trunk/src/ts/uart_tx/makefile<br />+ /zap/trunk/src/ts/uart_tx/uart.c<br />+ /zap/trunk/src/ts/uart_tx/uart.h<br />+ /zap/trunk/src/ts/uart_tx/uart.ld<br />+ /zap/trunk/src/ts/uart_tx/uart.s<br /> Revanth Sat, 26 May 2018 14:36:38 +0100 https://opencores.org/websvn//websvn/revision?repname=zap&path=%2Fzap%2F&rev=35 Added simple Thumb TC. Updated docs https://opencores.org/websvn//websvn/revision?repname=zap&path=%2Fzap%2F&rev=34 <div><strong>Rev 34 - Revanth</strong> (10 file(s) modified)</div><div>Added simple Thumb TC. Updated docs</div>~ /zap/trunk/doc/ZAP_PROCESSOR_CORE_DATASHEET.pdf<br />~ /zap/trunk/src/doc/zap_ug.tex<br />~ /zap/trunk/src/rtl/cpu/zap_fetch_main.v<br />~ /zap/trunk/src/rtl/cpu/zap_thumb_decoder.v<br />~ /zap/trunk/src/rtl/cpu/zap_top.v<br />~ /zap/trunk/src/scripts/Config.cfg_template<br />~ /zap/trunk/src/scripts/run_sim.pl<br />~ /zap/trunk/src/ts/arm_test/Config.cfg<br />~ /zap/trunk/src/ts/factorial/Config.cfg<br />- /zap/trunk/src/ts/uart<br /> Revanth Sat, 26 May 2018 14:34:30 +0100 https://opencores.org/websvn//websvn/revision?repname=zap&path=%2Fzap%2F&rev=34 Updated config and TC description. https://opencores.org/websvn//websvn/revision?repname=zap&path=%2Fzap%2F&rev=33 <div><strong>Rev 33 - Revanth</strong> (4 file(s) modified)</div><div>Updated config and TC description.</div>~ /zap/trunk/src/ts/arm_test/Config.cfg<br />~ /zap/trunk/src/ts/factorial/Config.cfg<br />~ /zap/trunk/src/ts/factorial/Description.txt<br />~ /zap/trunk/src/ts/uart/Config.cfg<br /> Revanth Sat, 26 May 2018 02:58:04 +0100 https://opencores.org/websvn//websvn/revision?repname=zap&path=%2Fzap%2F&rev=33 Added documentation, makefile updates https://opencores.org/websvn//websvn/revision?repname=zap&path=%2Fzap%2F&rev=32 <div><strong>Rev 32 - Revanth</strong> (24 file(s) modified)</div><div>Added documentation, makefile updates</div>- /zap/trunk/doc/html<br />- /zap/trunk/doc/pdf<br />+ /zap/trunk/doc/wishbone_b3_spec.pdf<br />+ /zap/trunk/doc/ZAP_PROCESSOR_CORE_DATASHEET.pdf<br />~ /zap/trunk/README.md<br />+ /zap/trunk/src/doc<br />+ /zap/trunk/src/doc/images<br />+ /zap/trunk/src/doc/images/image001.jpg<br />+ /zap/trunk/src/doc/images/image002.jpg<br />+ /zap/trunk/src/doc/images/image004.png<br />+ /zap/trunk/src/doc/images/image006.png<br />+ /zap/trunk/src/doc/images/image008.png<br />+ /zap/trunk/src/doc/images/image010.png<br />+ /zap/trunk/src/doc/images/image012.png<br />+ /zap/trunk/src/doc/makefile<br />+ /zap/trunk/src/doc/zap_ug.tex<br />~ /zap/trunk/src/rtl/cpu/zap_decompile.v<br />~ /zap/trunk/src/scripts/Config.cfg_template<br />~ /zap/trunk/src/scripts/makefile<br />+ /zap/trunk/src/ts/uart/main.c<br />- /zap/trunk/src/ts/uart/make<br />~ /zap/trunk/src/ts/uart/uart.c<br />+ /zap/trunk/src/ts/uart/uart.h<br />~ /zap/trunk/src/ts/uart/uart.s<br /> Revanth Fri, 25 May 2018 14:44:14 +0100 https://opencores.org/websvn//websvn/revision?repname=zap&path=%2Fzap%2F&rev=32 Fixed large page AP sel https://opencores.org/websvn//websvn/revision?repname=zap&path=%2Fzap%2F&rev=31 <div><strong>Rev 31 - Revanth</strong> (2 file(s) modified)</div><div>Fixed large page AP sel</div>~ /zap/trunk/doc/html/zap_doc.htm<br />~ /zap/trunk/src/rtl/cpu/zap_defines.vh<br /> Revanth Fri, 25 May 2018 06:03:59 +0100 https://opencores.org/websvn//websvn/revision?repname=zap&path=%2Fzap%2F&rev=31 Added comments https://opencores.org/websvn//websvn/revision?repname=zap&path=%2Fzap%2F&rev=30 <div><strong>Rev 30 - Revanth</strong> (1 file(s) modified)</div><div>Added comments</div>~ /zap/trunk/src/ts/factorial/factorial.s<br /> Revanth Wed, 23 May 2018 17:09:39 +0100 https://opencores.org/websvn//websvn/revision?repname=zap&path=%2Fzap%2F&rev=30 Added timer and VIC in TB. https://opencores.org/websvn//websvn/revision?repname=zap&path=%2Fzap%2F&rev=29 <div><strong>Rev 29 - Revanth</strong> (16 file(s) modified)</div><div>Added timer and VIC in TB.</div>~ /zap/trunk/src/rtl/cpu/zap_cache_fsm.v<br />~ /zap/trunk/src/rtl/cpu/zap_tlb_fsm.v<br />~ /zap/trunk/src/rtl/cpu/zap_top.v<br />~ /zap/trunk/src/rtl/cpu/zap_wb_adapter.v<br />~ /zap/trunk/src/scripts/Config.cfg_template<br />~ /zap/trunk/src/scripts/run_sim.pl<br />+ /zap/trunk/src/testbench/cpu/timer<br />+ /zap/trunk/src/testbench/cpu/timer/timer.v<br />+ /zap/trunk/src/testbench/cpu/vic<br />+ /zap/trunk/src/testbench/cpu/vic/vic.v<br />~ /zap/trunk/src/testbench/cpu/zap_tb.v<br />~ /zap/trunk/src/ts/arm_test/Config.cfg<br />~ /zap/trunk/src/ts/factorial/Config.cfg<br />~ /zap/trunk/src/ts/factorial/factorial.s<br />~ /zap/trunk/src/ts/uart/make<br />~ /zap/trunk/src/ts/uart/uart.c<br /> Revanth Wed, 23 May 2018 16:48:41 +0100 https://opencores.org/websvn//websvn/revision?repname=zap&path=%2Fzap%2F&rev=29 Minor updates https://opencores.org/websvn//websvn/revision?repname=zap&path=%2Fzap%2F&rev=28 <div><strong>Rev 28 - Revanth</strong> (3 file(s) modified)</div><div>Minor updates</div>~ /zap/trunk/src/rtl/cpu/zap_defines.vh<br />~ /zap/trunk/src/rtl/cpu/zap_tlb_check.v<br />~ /zap/trunk/src/rtl/cpu/zap_tlb_fsm.v<br /> Revanth Sun, 20 May 2018 02:46:59 +0100 https://opencores.org/websvn//websvn/revision?repname=zap&path=%2Fzap%2F&rev=28 Added checks for XTerm and iverilog https://opencores.org/websvn//websvn/revision?repname=zap&path=%2Fzap%2F&rev=27 <div><strong>Rev 27 - Revanth</strong> (1 file(s) modified)</div><div>Added checks for XTerm and iverilog</div>~ /zap/trunk/src/scripts/run_sim.pl<br /> Revanth Fri, 18 May 2018 15:52:13 +0100 https://opencores.org/websvn//websvn/revision?repname=zap&path=%2Fzap%2F&rev=27 ... https://opencores.org/websvn//websvn/revision?repname=zap&path=%2Fzap%2F&rev=26 <div><strong>Rev 26 - Revanth</strong> (121 file(s) modified)</div><div>...</div>+ /zap/trunk/doc<br />+ /zap/trunk/doc/html<br />+ /zap/trunk/doc/html/zap_doc.htm<br />+ /zap/trunk/doc/html/zap_doc_files<br />+ /zap/trunk/doc/html/zap_doc_files/colorschememapping.xml<br />+ /zap/trunk/doc/html/zap_doc_files/filelist.xml<br />+ /zap/trunk/doc/html/zap_doc_files/header.htm<br />+ /zap/trunk/doc/html/zap_doc_files/image001.jpg<br />+ /zap/trunk/doc/html/zap_doc_files/image002.jpg<br />+ /zap/trunk/doc/html/zap_doc_files/image004.png<br />+ /zap/trunk/doc/html/zap_doc_files/image006.png<br />+ /zap/trunk/doc/html/zap_doc_files/image008.png<br />+ /zap/trunk/doc/html/zap_doc_files/image010.png<br />+ /zap/trunk/doc/html/zap_doc_files/image012.png<br />+ /zap/trunk/doc/html/zap_doc_files/image014.emz<br />+ /zap/trunk/doc/html/zap_doc_files/image015.emz<br />+ /zap/trunk/doc/html/zap_doc_files/image016.emz<br />+ /zap/trunk/doc/html/zap_doc_files/image017.emz<br />+ /zap/trunk/doc/html/zap_doc_files/image018.emz<br />+ /zap/trunk/doc/html/zap_doc_files/item0020.xml<br />+ /zap/trunk/doc/html/zap_doc_files/oledata.mso<br />+ /zap/trunk/doc/html/zap_doc_files/props0021.xml<br />+ /zap/trunk/doc/html/zap_doc_files/themedata.thmx<br />+ /zap/trunk/doc/pdf<br />+ /zap/trunk/doc/pdf/arm32_isa_ref.pdf<br />+ /zap/trunk/doc/pdf/arm_arm_rev_b.pdf<br />+ /zap/trunk/doc/pdf/wishbone_b3_spec.pdf<br />+ /zap/trunk/LICENSE.md<br />+ /zap/trunk/README.md<br />+ /zap/trunk/src<br />+ /zap/trunk/src/rtl<br />+ /zap/trunk/src/rtl/cpu<br />+ /zap/trunk/src/rtl/cpu/zap_alu_main.v<br />+ /zap/trunk/src/rtl/cpu/zap_cache.v<br />+ /zap/trunk/src/rtl/cpu/zap_cache_fsm.v<br />+ /zap/trunk/src/rtl/cpu/zap_cache_tag_ram.v<br />+ /zap/trunk/src/rtl/cpu/zap_core.v<br />+ /zap/trunk/src/rtl/cpu/zap_cp15_cb.v<br />+ /zap/trunk/src/rtl/cpu/zap_decode.v<br />+ /zap/trunk/src/rtl/cpu/zap_decode_main.v<br />+ /zap/trunk/src/rtl/cpu/zap_decompile.v<br />+ /zap/trunk/src/rtl/cpu/zap_defines.vh<br />+ /zap/trunk/src/rtl/cpu/zap_fetch_main.v<br />+ /zap/trunk/src/rtl/cpu/zap_fifo.v<br />+ /zap/trunk/src/rtl/cpu/zap_functions.vh<br />+ /zap/trunk/src/rtl/cpu/zap_issue_main.v<br />+ /zap/trunk/src/rtl/cpu/zap_localparams.vh<br />+ /zap/trunk/src/rtl/cpu/zap_memory_main.v<br />+ /zap/trunk/src/rtl/cpu/zap_mem_inv_block.v<br />+ /zap/trunk/src/rtl/cpu/zap_predecode_compress.v<br />+ /zap/trunk/src/rtl/cpu/zap_predecode_coproc.v<br />+ /zap/trunk/src/rtl/cpu/zap_predecode_main.v<br />+ /zap/trunk/src/rtl/cpu/zap_predecode_mem_fsm.v<br />+ /zap/trunk/src/rtl/cpu/zap_ram_simple.v<br />+ /zap/trunk/src/rtl/cpu/zap_register_file.v<br />+ /zap/trunk/src/rtl/cpu/zap_shifter_main.v<br />+ /zap/trunk/src/rtl/cpu/zap_shifter_multiply.v<br />+ /zap/trunk/src/rtl/cpu/zap_shift_shifter.v<br />+ /zap/trunk/src/rtl/cpu/zap_sync_fifo.v<br />+ /zap/trunk/src/rtl/cpu/zap_thumb_decoder.v<br />+ /zap/trunk/src/rtl/cpu/zap_tlb.v<br />+ /zap/trunk/src/rtl/cpu/zap_tlb_check.v<br />+ /zap/trunk/src/rtl/cpu/zap_tlb_fsm.v<br />+ /zap/trunk/src/rtl/cpu/zap_top.v<br />+ /zap/trunk/src/rtl/cpu/zap_wb_adapter.v<br />+ /zap/trunk/src/rtl/cpu/zap_wb_merger.v<br />+ /zap/trunk/src/rtl/cpu/zap_writeback.v<br />+ /zap/trunk/src/scripts<br />+ /zap/trunk/src/scripts/bin2vlog.pl<br />+ /zap/trunk/src/scripts/check_arc.sh<br />+ /zap/trunk/src/scripts/Config.cfg_template<br />+ /zap/trunk/src/scripts/makefile<br />+ /zap/trunk/src/scripts/run_sim.pl<br />+ /zap/trunk/src/testbench<br />+ /zap/trunk/src/testbench/cpu<br />+ /zap/trunk/src/testbench/cpu/uart16550<br />+ /zap/trunk/src/testbench/cpu/uart16550/doc<br />+ /zap/trunk/src/testbench/cpu/uart16550/doc/CHANGES.txt<br />+ /zap/trunk/src/testbench/cpu/uart16550/doc/src<br />+ /zap/trunk/src/testbench/cpu/uart16550/doc/src/UART_spec.doc<br />+ /zap/trunk/src/testbench/cpu/uart16550/doc/UART_spec.pdf<br />+ /zap/trunk/src/testbench/cpu/uart16550/rtl<br />+ /zap/trunk/src/testbench/cpu/uart16550/rtl/raminfr.v<br />+ /zap/trunk/src/testbench/cpu/uart16550/rtl/uart_debug_if.v<br />+ /zap/trunk/src/testbench/cpu/uart16550/rtl/uart_defines.v<br />+ /zap/trunk/src/testbench/cpu/uart16550/rtl/uart_receiver.v<br />+ /zap/trunk/src/testbench/cpu/uart16550/rtl/uart_regs.v<br />+ /zap/trunk/src/testbench/cpu/uart16550/rtl/uart_rfifo.v<br />+ /zap/trunk/src/testbench/cpu/uart16550/rtl/uart_sync_flops.v<br />+ /zap/trunk/src/testbench/cpu/uart16550/rtl/uart_tfifo.v<br />+ /zap/trunk/src/testbench/cpu/uart16550/rtl/uart_top.v<br />+ /zap/trunk/src/testbench/cpu/uart16550/rtl/uart_transmitter.v<br />+ /zap/trunk/src/testbench/cpu/uart16550/rtl/uart_wb.v<br />+ /zap/trunk/src/testbench/cpu/zap_ram_tb.v<br />+ /zap/trunk/src/testbench/cpu/zap_tb.v<br />+ /zap/trunk/src/ts<br />+ /zap/trunk/src/ts/arm_test<br />+ /zap/trunk/src/ts/arm_test/arm_test.c<br />+ /zap/trunk/src/ts/arm_test/arm_test.ld<br />+ /zap/trunk/src/ts/arm_test/arm_test.s<br />+ /zap/trunk/src/ts/arm_test/Config.cfg<br />+ /zap/trunk/src/ts/arm_test/Description.txt<br />+ /zap/trunk/src/ts/arm_test/makefile<br />+ /zap/trunk/src/ts/factorial<br />+ /zap/trunk/src/ts/factorial/Config.cfg<br />+ /zap/trunk/src/ts/factorial/Description.txt<br />+ /zap/trunk/src/ts/factorial/factorial.c<br />+ /zap/trunk/src/ts/factorial/factorial.ld<br />+ /zap/trunk/src/ts/factorial/factorial.s<br />+ /zap/trunk/src/ts/factorial/makefile<br />+ /zap/trunk/src/ts/uart<br />+ /zap/trunk/src/ts/uart/Config.cfg<br />+ /zap/trunk/src/ts/uart/Description.txt<br />+ /zap/trunk/src/ts/uart/make<br />+ /zap/trunk/src/ts/uart/makefile<br />+ /zap/trunk/src/ts/uart/uart.c<br />+ /zap/trunk/src/ts/uart/uart.ld<br />+ /zap/trunk/src/ts/uart/uart.s<br />+ /zap/trunk/sw<br />+ /zap/trunk/sw/gcc-arm-none-eabi-5_4-2016q3-20160926-linux.tar.bz2<br />- /zap/trunk/zap.tgz<br /> Revanth Fri, 18 May 2018 14:08:30 +0100 https://opencores.org/websvn//websvn/revision?repname=zap&path=%2Fzap%2F&rev=26 sync to git https://opencores.org/websvn//websvn/revision?repname=zap&path=%2Fzap%2F&rev=25 <div><strong>Rev 25 - Revanth</strong> (1 file(s) modified)</div><div>sync to git</div>~ /zap/trunk/zap.tgz<br /> Revanth Mon, 05 Jun 2017 01:26:43 +0100 https://opencores.org/websvn//websvn/revision?repname=zap&path=%2Fzap%2F&rev=25 sync to github https://opencores.org/websvn//websvn/revision?repname=zap&path=%2Fzap%2F&rev=24 <div><strong>Rev 24 - Revanth</strong> (1 file(s) modified)</div><div>sync to github</div>~ /zap/trunk/zap.tgz<br /> Revanth Fri, 02 Jun 2017 01:41:54 +0100 https://opencores.org/websvn//websvn/revision?repname=zap&path=%2Fzap%2F&rev=24 sync to git https://opencores.org/websvn//websvn/revision?repname=zap&path=%2Fzap%2F&rev=23 <div><strong>Rev 23 - Revanth</strong> (1 file(s) modified)</div><div>sync to git</div>~ /zap/trunk/zap.tgz<br /> Revanth Thu, 25 May 2017 15:46:39 +0100 https://opencores.org/websvn//websvn/revision?repname=zap&path=%2Fzap%2F&rev=23 update cp15 fields https://opencores.org/websvn//websvn/revision?repname=zap&path=%2Fzap%2F&rev=22 <div><strong>Rev 22 - Revanth</strong> (1 file(s) modified)</div><div>update cp15 fields</div>~ /zap/trunk/zap.tgz<br /> Revanth Tue, 23 May 2017 16:29:46 +0100 https://opencores.org/websvn//websvn/revision?repname=zap&path=%2Fzap%2F&rev=22 major update https://opencores.org/websvn//websvn/revision?repname=zap&path=%2Fzap%2F&rev=21 <div><strong>Rev 21 - Revanth</strong> (1 file(s) modified)</div><div>major update</div>~ /zap/trunk/zap.tgz<br /> Revanth Tue, 23 May 2017 16:02:54 +0100 https://opencores.org/websvn//websvn/revision?repname=zap&path=%2Fzap%2F&rev=21 latest ver https://opencores.org/websvn//websvn/revision?repname=zap&path=%2Fzap%2F&rev=20 <div><strong>Rev 20 - Revanth</strong> (1 file(s) modified)</div><div>latest ver</div>~ /zap/trunk/zap.tgz<br /> Revanth Fri, 19 May 2017 18:24:03 +0100 https://opencores.org/websvn//websvn/revision?repname=zap&path=%2Fzap%2F&rev=20 update https://opencores.org/websvn//websvn/revision?repname=zap&path=%2Fzap%2F&rev=19 <div><strong>Rev 19 - Revanth</strong> (1 file(s) modified)</div><div>update</div>~ /zap/trunk/zap.tgz<br /> Revanth Tue, 16 May 2017 23:19:56 +0100 https://opencores.org/websvn//websvn/revision?repname=zap&path=%2Fzap%2F&rev=19 update https://opencores.org/websvn//websvn/revision?repname=zap&path=%2Fzap%2F&rev=18 <div><strong>Rev 18 - Revanth</strong> (1 file(s) modified)</div><div>update</div>~ /zap/trunk/zap.tgz<br /> Revanth Tue, 16 May 2017 23:18:00 +0100 https://opencores.org/websvn//websvn/revision?repname=zap&path=%2Fzap%2F&rev=18
© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.