Error creating feed file, please check write permissions. zipcpuWebSVN RSS feed - zipcpu
https://opencores.org/websvn//websvn/listing?repname=zipcpu&path=%2Fzipcpu%2F&
Fri, 29 Mar 2024 13:21:43 +0100FeedCreator 1.7.2Assembly file for the Dhrystone benchmark added.
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2F&rev=41
<div><strong>Rev 41 - dgisselq</strong> (4 file(s) modified)</div><div>Assembly file for the Dhrystone benchmark added.</div>- /zipcpu/trunk/bench/asm/lfsrleds.S<br />+ /zipcpu/trunk/bench/asm/Makefile<br />+ /zipcpu/trunk/bench/asm/testdiv.S<br />+ /zipcpu/trunk/bench/asm/zipdhry.S<br />dgisselqFri, 02 Oct 2015 21:35:49 +0100https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2F&rev=41Quick update, updates the assembly for the new version of ...
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2F&rev=40
<div><strong>Rev 40 - dgisselq</strong> (1 file(s) modified)</div><div>Quick update, updates the assembly for the new version of ...</div>~ /zipcpu/trunk/bench/asm/wdt.S<br />dgisselqFri, 02 Oct 2015 21:33:06 +0100https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2F&rev=40Here's the documentation update to support the pipelined read/writes of
the ...
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2F&rev=39
<div><strong>Rev 39 - dgisselq</strong> (5 file(s) modified)</div><div>Here's the documentation update to support the pipelined read/writes of<br />
the ...</div>~ /zipcpu/trunk/bench/cpp/Makefile<br />~ /zipcpu/trunk/bench/cpp/zippy_tb.cpp<br />~ /zipcpu/trunk/doc/spec.pdf<br />~ /zipcpu/trunk/doc/src/spec.tex<br />~ /zipcpu/trunk/sw/zasm/test.S<br />dgisselqTue, 29 Sep 2015 18:48:13 +0100https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2F&rev=39A couple of quick updates:
- The Zip CPU now supports ...
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2F&rev=38
<div><strong>Rev 38 - dgisselq</strong> (6 file(s) modified)</div><div>A couple of quick updates:<br />
<br />
- The Zip CPU now supports ...</div>~ /zipcpu/trunk/rtl/core/pipefetch.v<br />+ /zipcpu/trunk/rtl/core/pipemem.v<br />~ /zipcpu/trunk/rtl/core/zipcpu.v<br />~ /zipcpu/trunk/rtl/Makefile<br />+ /zipcpu/trunk/rtl/zipbones.v<br />~ /zipcpu/trunk/rtl/zipsystem.v<br />dgisselqTue, 29 Sep 2015 16:38:09 +0100https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2F&rev=38Fixed some minor spelling errors.
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2F&rev=37
<div><strong>Rev 37 - dgisselq</strong> (2 file(s) modified)</div><div>Fixed some minor spelling errors.</div>~ /zipcpu/trunk/doc/spec.pdf<br />~ /zipcpu/trunk/doc/src/spec.tex<br />dgisselqMon, 21 Sep 2015 01:51:27 +0100https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2F&rev=37*Lots* of changes to increase processing speed and remove pipeline ...
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2F&rev=36
<div><strong>Rev 36 - dgisselq</strong> (34 file(s) modified)</div><div>*Lots* of changes to increase processing speed and remove pipeline ...</div>+ /zipcpu/trunk/bench/asm/lfsrleds.S<br />~ /zipcpu/trunk/bench/asm/lodsto.S<br />~ /zipcpu/trunk/bench/cpp/Makefile<br />~ /zipcpu/trunk/bench/cpp/memsim.cpp<br />~ /zipcpu/trunk/bench/cpp/memsim.h<br />~ /zipcpu/trunk/bench/cpp/testb.h<br />~ /zipcpu/trunk/bench/cpp/zippy_tb.cpp<br />+ /zipcpu/trunk/doc/gfx/zippipe.dia<br />~ /zipcpu/trunk/doc/Makefile<br />~ /zipcpu/trunk/doc/spec.pdf<br />~ /zipcpu/trunk/doc/src/spec.tex<br />~ /zipcpu/trunk/Makefile<br />~ /zipcpu/trunk/rtl/aux/busdelay.v<br />~ /zipcpu/trunk/rtl/aux/wbarbiter.v<br />+ /zipcpu/trunk/rtl/aux/wbdblpriarb.v<br />+ /zipcpu/trunk/rtl/aux/wbpriarbiter.v<br />~ /zipcpu/trunk/rtl/core/memops.v<br />~ /zipcpu/trunk/rtl/core/pipefetch.v<br />~ /zipcpu/trunk/rtl/core/prefetch.v<br />~ /zipcpu/trunk/rtl/core/zipcpu.v<br />~ /zipcpu/trunk/rtl/Makefile<br />+ /zipcpu/trunk/rtl/peripherals/wbdmac.v<br />+ /zipcpu/trunk/rtl/peripherals/zipport.v<br />~ /zipcpu/trunk/rtl/zipsystem.v<br />+ /zipcpu/trunk/sw/lib<br />+ /zipcpu/trunk/sw/lib/divs.S<br />+ /zipcpu/trunk/sw/lib/divu.S<br />+ /zipcpu/trunk/sw/lib/mpy32s.S<br />+ /zipcpu/trunk/sw/lib/mpy32u.S<br />~ /zipcpu/trunk/sw/zasm/asmdata.cpp<br />~ /zipcpu/trunk/sw/zasm/sys.i<br />~ /zipcpu/trunk/sw/zasm/test.S<br />~ /zipcpu/trunk/sw/zasm/zasm.y<br />~ /zipcpu/trunk/sw/zasm/zpp.l<br />dgisselqSun, 20 Sep 2015 13:09:46 +0100https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2F&rev=36I updated the system diagram to reflect the new version ...
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2F&rev=35
<div><strong>Rev 35 - dgisselq</strong> (3 file(s) modified)</div><div>I updated the system diagram to reflect the new version ...</div>~ /zipcpu/trunk/doc/gfx/system.dia<br />~ /zipcpu/trunk/doc/gfx/system.eps<br />~ /zipcpu/trunk/doc/gfx/system.png<br />dgisselqThu, 03 Sep 2015 22:39:19 +0100https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2F&rev=35Bunches of changes, although very little changed with the core ...
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2F&rev=34
<div><strong>Rev 34 - dgisselq</strong> (11 file(s) modified)</div><div>Bunches of changes, although very little changed with the core ...</div>~ /zipcpu/trunk/bench/cpp/zippy_tb.cpp<br />~ /zipcpu/trunk/rtl/aux/busdelay.v<br />~ /zipcpu/trunk/rtl/core/zipcpu.v<br />~ /zipcpu/trunk/rtl/zipsystem.v<br />~ /zipcpu/trunk/sw/zasm/asmdata.cpp<br />~ /zipcpu/trunk/sw/zasm/Makefile<br />~ /zipcpu/trunk/sw/zasm/sys.i<br />~ /zipcpu/trunk/sw/zasm/test.S<br />~ /zipcpu/trunk/sw/zasm/zasm.l<br />~ /zipcpu/trunk/sw/zasm/zasm.y<br />~ /zipcpu/trunk/sw/zasm/zpp.l<br />dgisselqTue, 25 Aug 2015 18:29:20 +0100https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2F&rev=34Finally finished a first draft of the full specification!
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2F&rev=33
<div><strong>Rev 33 - dgisselq</strong> (2 file(s) modified)</div><div>Finally finished a first draft of the full specification!</div>~ /zipcpu/trunk/doc/spec.pdf<br />~ /zipcpu/trunk/doc/src/spec.tex<br />dgisselqSat, 22 Aug 2015 19:58:31 +0100https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2F&rev=33Updated the document to match the most recent changes to ...
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2F&rev=32
<div><strong>Rev 32 - dgisselq</strong> (2 file(s) modified)</div><div>Updated the document to match the most recent changes to ...</div>~ /zipcpu/trunk/doc/spec.pdf<br />~ /zipcpu/trunk/doc/src/spec.tex<br />dgisselqSat, 22 Aug 2015 12:13:40 +0100https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2F&rev=32README now comments on the relationship between the debugger and ...
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2F&rev=31
<div><strong>Rev 31 - dgisselq</strong> (1 file(s) modified)</div><div>README now comments on the relationship between the debugger and ...</div>~ /zipcpu/trunk/sw/zipdbg/README<br />dgisselqSat, 22 Aug 2015 10:52:55 +0100https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2F&rev=31Here's a 20% increase in performance: We've gone from 0.44 ...
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2F&rev=30
<div><strong>Rev 30 - dgisselq</strong> (1 file(s) modified)</div><div>Here's a 20% increase in performance: We've gone from 0.44 ...</div>~ /zipcpu/trunk/rtl/core/zipcpu.v<br />dgisselqSat, 22 Aug 2015 10:51:30 +0100https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2F&rev=30Not sure what this file was, but it isn't a ...
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2F&rev=29
<div><strong>Rev 29 - dgisselq</strong> (1 file(s) modified)</div><div>Not sure what this file was, but it isn't a ...</div>- /zipcpu/trunk/sw/README<br />dgisselqSat, 22 Aug 2015 02:09:16 +0100https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2F&rev=29I got tired of running the make files across multiple ...
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2F&rev=28
<div><strong>Rev 28 - dgisselq</strong> (1 file(s) modified)</div><div>I got tired of running the make files across multiple ...</div>+ /zipcpu/trunk/Makefile<br />dgisselqSat, 22 Aug 2015 01:32:56 +0100https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2F&rev=28The big change to the test bench code in this ...
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2F&rev=27
<div><strong>Rev 27 - dgisselq</strong> (2 file(s) modified)</div><div>The big change to the test bench code in this ...</div>~ /zipcpu/trunk/bench/cpp/Makefile<br />~ /zipcpu/trunk/bench/cpp/zippy_tb.cpp<br />dgisselqSat, 22 Aug 2015 01:27:51 +0100https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2F&rev=27Added signed and unsigned multiply opcodes to the assembler.
An opcode ...
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2F&rev=26
<div><strong>Rev 26 - dgisselq</strong> (12 file(s) modified)</div><div>Added signed and unsigned multiply opcodes to the assembler.<br />
<br />
An opcode ...</div>~ /zipcpu/trunk/sw/zasm/asmdata.cpp<br />~ /zipcpu/trunk/sw/zasm/asmdata.h<br />~ /zipcpu/trunk/sw/zasm/Makefile<br />~ /zipcpu/trunk/sw/zasm/obj-pc/depends.txt<br />~ /zipcpu/trunk/sw/zasm/test.S<br />~ /zipcpu/trunk/sw/zasm/zasm.l<br />~ /zipcpu/trunk/sw/zasm/zasm.y<br />~ /zipcpu/trunk/sw/zasm/zopcodes.cpp<br />~ /zipcpu/trunk/sw/zasm/zparser.cpp<br />~ /zipcpu/trunk/sw/zasm/zparser.h<br />~ /zipcpu/trunk/sw/zasm/zpp.l<br />+ /zipcpu/trunk/sw/zipdbg/README<br />dgisselqSat, 22 Aug 2015 01:21:38 +0100https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2F&rev=26Lots of changes, hopefully all for the better. The ...
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2F&rev=25
<div><strong>Rev 25 - dgisselq</strong> (3 file(s) modified)</div><div>Lots of changes, hopefully all for the better. The ...</div>~ /zipcpu/trunk/rtl/core/cpuops.v<br />~ /zipcpu/trunk/rtl/core/zipcpu.v<br />~ /zipcpu/trunk/rtl/zipsystem.v<br />dgisselqSat, 22 Aug 2015 00:49:58 +0100https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2F&rev=25Lots more changes to the spec. It's still not ...
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2F&rev=24
<div><strong>Rev 24 - dgisselq</strong> (3 file(s) modified)</div><div>Lots more changes to the spec. It's still not ...</div>~ /zipcpu/trunk/doc/Makefile<br />~ /zipcpu/trunk/doc/spec.pdf<br />~ /zipcpu/trunk/doc/src/spec.tex<br />dgisselqWed, 19 Aug 2015 11:25:58 +0100https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2F&rev=24Oops -- left some portions of the RTC Clock spec ...
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2F&rev=23
<div><strong>Rev 23 - dgisselq</strong> (2 file(s) modified)</div><div>Oops -- left some portions of the RTC Clock spec ...</div>~ /zipcpu/trunk/doc/spec.pdf<br />~ /zipcpu/trunk/doc/src/spec.tex<br />dgisselqMon, 17 Aug 2015 15:37:47 +0100https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2F&rev=23...
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2F&rev=22
<div><strong>Rev 22 - dgisselq</strong> (1 file(s) modified)</div><div>...</div>~ /zipcpu/trunk/doc/src/spec.tex<br />dgisselqMon, 17 Aug 2015 15:36:30 +0100https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2F&rev=22