OpenCores
URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Error creating feed file, please check write permissions.
zipcpu WebSVN RSS feed - zipcpu https://opencores.org/websvn//websvn/listing?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Frtl%2Fcore%2F& Sun, 02 Oct 2022 14:06:57 +0100 FeedCreator 1.7.2 Lots of changes, most (all?) of them to the non-pipelined ... https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Frtl%2Fcore%2F&rev=179 <div><strong>Rev 179 - dgisselq</strong> (1 file(s) modified)</div><div>Lots of changes, most (all?) of them to the non-pipelined ...</div>~ /zipcpu/trunk/rtl/core/zipcpu.v<br /> dgisselq Thu, 15 Sep 2016 20:18:45 +0100 https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Frtl%2Fcore%2F&rev=179 Rewrote the parameter controlled logic to be just that: perameter ... https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Frtl%2Fcore%2F&rev=178 <div><strong>Rev 178 - dgisselq</strong> (1 file(s) modified)</div><div>Rewrote the parameter controlled logic to be just that: perameter ...</div>~ /zipcpu/trunk/rtl/core/idecode.v<br /> dgisselq Thu, 15 Sep 2016 20:17:36 +0100 https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Frtl%2Fcore%2F&rev=178 Fixed the illegal address logic to be more precise. https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Frtl%2Fcore%2F&rev=177 <div><strong>Rev 177 - dgisselq</strong> (1 file(s) modified)</div><div>Fixed the illegal address logic to be more precise.</div>~ /zipcpu/trunk/rtl/core/pipefetch.v<br /> dgisselq Thu, 15 Sep 2016 20:14:26 +0100 https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Frtl%2Fcore%2F&rev=177 Switched from distributed to block RAM, and adjusted the logic ... https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Frtl%2Fcore%2F&rev=176 <div><strong>Rev 176 - dgisselq</strong> (1 file(s) modified)</div><div>Switched from distributed to block RAM, and adjusted the logic ...</div>~ /zipcpu/trunk/rtl/core/pfcache.v<br /> dgisselq Thu, 15 Sep 2016 20:13:17 +0100 https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Frtl%2Fcore%2F&rev=176 Fixed the carry bit for logical shifts: it is the ... https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Frtl%2Fcore%2F&rev=175 <div><strong>Rev 175 - dgisselq</strong> (1 file(s) modified)</div><div>Fixed the carry bit for logical shifts: it is the ...</div>~ /zipcpu/trunk/rtl/core/cpuops.v<br /> dgisselq Thu, 15 Sep 2016 20:10:53 +0100 https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Frtl%2Fcore%2F&rev=175 Simplified the divide to improve timing performance. https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Frtl%2Fcore%2F&rev=174 <div><strong>Rev 174 - dgisselq</strong> (1 file(s) modified)</div><div>Simplified the divide to improve timing performance.</div>~ /zipcpu/trunk/rtl/core/div.v<br /> dgisselq Thu, 15 Sep 2016 20:06:48 +0100 https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Frtl%2Fcore%2F&rev=174 Logic updates, and bug fix corrections to bring this in ... https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Frtl%2Fcore%2F&rev=160 <div><strong>Rev 160 - dgisselq</strong> (8 file(s) modified)</div><div>Logic updates, and bug fix corrections to bring this in ...</div>~ /zipcpu/trunk/rtl/core/div.v<br />~ /zipcpu/trunk/rtl/core/idecode.v<br />~ /zipcpu/trunk/rtl/core/pipemem.v<br />~ /zipcpu/trunk/rtl/core/zipcpu.v<br />~ /zipcpu/trunk/rtl/peripherals/wbdmac.v<br />~ /zipcpu/trunk/rtl/peripherals/zipcounter.v<br />~ /zipcpu/trunk/rtl/peripherals/zipjiffies.v<br />~ /zipcpu/trunk/rtl/zipsystem.v<br /> dgisselq Wed, 15 Jun 2016 00:28:39 +0100 https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Frtl%2Fcore%2F&rev=160 This fixes the pipelined memory problem that was introduced a ... https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Frtl%2Fcore%2F&rev=145 <div><strong>Rev 145 - dgisselq</strong> (1 file(s) modified)</div><div>This fixes the pipelined memory problem that was introduced a ...</div>~ /zipcpu/trunk/rtl/core/zipcpu.v<br /> dgisselq Fri, 13 May 2016 01:42:59 +0100 https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Frtl%2Fcore%2F&rev=145 Minor changes, but fixes build of zippy_tb.cpp. https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Frtl%2Fcore%2F&rev=140 <div><strong>Rev 140 - dgisselq</strong> (2 file(s) modified)</div><div>Minor changes, but fixes build of zippy_tb.cpp.</div>~ /zipcpu/trunk/bench/cpp/zippy_tb.cpp<br />~ /zipcpu/trunk/rtl/core/idecode.v<br /> dgisselq Mon, 09 May 2016 12:19:09 +0100 https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Frtl%2Fcore%2F&rev=140 This updates the CPU multiply instruction into a set of ... https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Frtl%2Fcore%2F&rev=138 <div><strong>Rev 138 - dgisselq</strong> (5 file(s) modified)</div><div>This updates the CPU multiply instruction into a set of ...</div>~ /zipcpu/trunk/rtl/core/cpuops.v<br />~ /zipcpu/trunk/rtl/core/idecode.v<br />~ /zipcpu/trunk/rtl/cpudefs.v<br />~ /zipcpu/trunk/sw/binutils-2.25.patch<br />~ /zipcpu/trunk/sw/gcc-zippatch.patch<br /> dgisselq Fri, 06 May 2016 14:54:30 +0100 https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Frtl%2Fcore%2F&rev=138 Changes preceding an instruction set update, which will change the ... https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Frtl%2Fcore%2F&rev=133 <div><strong>Rev 133 - dgisselq</strong> (1 file(s) modified)</div><div>Changes preceding an instruction set update, which will change the ...</div>~ /zipcpu/trunk/rtl/core/cpuops.v<br /> dgisselq Fri, 22 Apr 2016 00:19:39 +0100 https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Frtl%2Fcore%2F&rev=133 Lots of minor bug fixes. https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Frtl%2Fcore%2F&rev=132 <div><strong>Rev 132 - dgisselq</strong> (1 file(s) modified)</div><div>Lots of minor bug fixes.</div>~ /zipcpu/trunk/rtl/core/zipcpu.v<br /> dgisselq Fri, 22 Apr 2016 00:17:59 +0100 https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Frtl%2Fcore%2F&rev=132 Fixed a variable use before declaration error. https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Frtl%2Fcore%2F&rev=131 <div><strong>Rev 131 - dgisselq</strong> (1 file(s) modified)</div><div>Fixed a variable use before declaration error.</div>~ /zipcpu/trunk/rtl/core/pipemem.v<br /> dgisselq Fri, 22 Apr 2016 00:13:00 +0100 https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Frtl%2Fcore%2F&rev=131 Simplified the lock logic, and removed it when pipelining was ... https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Frtl%2Fcore%2F&rev=130 <div><strong>Rev 130 - dgisselq</strong> (1 file(s) modified)</div><div>Simplified the lock logic, and removed it when pipelining was ...</div>~ /zipcpu/trunk/rtl/core/idecode.v<br /> dgisselq Fri, 22 Apr 2016 00:12:28 +0100 https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Frtl%2Fcore%2F&rev=130 Bug fix. Fixes some ugly race conditions that would ... https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Frtl%2Fcore%2F&rev=129 <div><strong>Rev 129 - dgisselq</strong> (1 file(s) modified)</div><div>Bug fix. Fixes some ugly race conditions that would ...</div>~ /zipcpu/trunk/rtl/core/pfcache.v<br /> dgisselq Fri, 22 Apr 2016 00:10:27 +0100 https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Frtl%2Fcore%2F&rev=129 Fixes two bugs: 1) in the early branching code within ... https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Frtl%2Fcore%2F&rev=118 <div><strong>Rev 118 - dgisselq</strong> (3 file(s) modified)</div><div>Fixes two bugs: 1) in the early branching code within ...</div>~ /zipcpu/trunk/rtl/core/idecode.v<br />~ /zipcpu/trunk/rtl/core/pfcache.v<br />~ /zipcpu/trunk/rtl/core/zipcpu.v<br /> dgisselq Sat, 02 Apr 2016 23:29:56 +0100 https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Frtl%2Fcore%2F&rev=118 Fixed some nasty early branching bugs. Adjusted the Makefile ... https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Frtl%2Fcore%2F&rev=105 <div><strong>Rev 105 - dgisselq</strong> (7 file(s) modified)</div><div>Fixed some nasty early branching bugs. Adjusted the Makefile ...</div>~ /zipcpu/trunk/bench/cpp/zippy_tb.cpp<br />~ /zipcpu/trunk/rtl/core/idecode.v<br />~ /zipcpu/trunk/rtl/core/idecode_deprecated.v<br />~ /zipcpu/trunk/rtl/core/zipcpu.v<br />~ /zipcpu/trunk/rtl/Makefile<br />~ /zipcpu/trunk/rtl/zipbones.v<br />~ /zipcpu/trunk/sw/zasm/test.S<br /> dgisselq Wed, 09 Mar 2016 15:26:16 +0100 https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Frtl%2Fcore%2F&rev=105 Minor updates. https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Frtl%2Fcore%2F&rev=91 <div><strong>Rev 91 - dgisselq</strong> (2 file(s) modified)</div><div>Minor updates.</div>~ /zipcpu/trunk/rtl/core/zipcpu.v<br />~ /zipcpu/trunk/rtl/zipbones.v<br /> dgisselq Thu, 28 Jan 2016 22:08:23 +0100 https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Frtl%2Fcore%2F&rev=91 Removed MOV x(PC),PC from the list of possible early branching ... https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Frtl%2Fcore%2F&rev=90 <div><strong>Rev 90 - dgisselq</strong> (1 file(s) modified)</div><div>Removed MOV x(PC),PC from the list of possible early branching ...</div>~ /zipcpu/trunk/rtl/core/idecode.v<br /> dgisselq Thu, 28 Jan 2016 22:07:02 +0100 https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Frtl%2Fcore%2F&rev=90 Eliminated some warnings. The div fixes were to simplify ... https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Frtl%2Fcore%2F&rev=88 <div><strong>Rev 88 - dgisselq</strong> (3 file(s) modified)</div><div>Eliminated some warnings. The div fixes were to simplify ...</div>~ /zipcpu/trunk/rtl/core/div.v<br />~ /zipcpu/trunk/rtl/core/pfcache.v<br />~ /zipcpu/trunk/rtl/peripherals/wbdmac.v<br /> dgisselq Mon, 04 Jan 2016 22:26:48 +0100 https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Frtl%2Fcore%2F&rev=88
© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.