URL
https://opencores.org/ocsvn/zipcpu/zipcpu/trunk
Error creating feed file, please check write permissions.
zipcpu
WebSVN RSS feed - zipcpu
https://opencores.org/websvn//websvn/listing?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Fsw%2F&
Fri, 29 Mar 2024 11:56:09 +0100
FeedCreator 1.7.2
-
Added big-endian versus little-endian functionality. You can now specify ...
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Fsw%2F&rev=99
<div><strong>Rev 99 - dgisselq</strong> (1 file(s) modified)</div><div>Added big-endian versus little-endian functionality. You can now specify ...</div>~ /zipcpu/trunk/sw/zasm/zdump.cpp<br />
dgisselq
Thu, 03 Mar 2016 23:18:50 +0100
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Fsw%2F&rev=99
-
Added justed longjump instructions from the previous (not used, broken)
functionality ...
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Fsw%2F&rev=98
<div><strong>Rev 98 - dgisselq</strong> (1 file(s) modified)</div><div>Added justed longjump instructions from the previous (not used, broken)<br />
functionality ...</div>~ /zipcpu/trunk/sw/zasm/zasm.l<br />
dgisselq
Thu, 03 Mar 2016 23:17:42 +0100
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Fsw%2F&rev=98
-
Added longjump instructions.
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Fsw%2F&rev=97
<div><strong>Rev 97 - dgisselq</strong> (1 file(s) modified)</div><div>Added longjump instructions.</div>~ /zipcpu/trunk/sw/zasm/asmdata.h<br />
dgisselq
Thu, 03 Mar 2016 23:16:46 +0100
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Fsw%2F&rev=97
-
Added the longjump functionality, so that the assembler will properly ...
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Fsw%2F&rev=96
<div><strong>Rev 96 - dgisselq</strong> (1 file(s) modified)</div><div>Added the longjump functionality, so that the assembler will properly ...</div>~ /zipcpu/trunk/sw/zasm/asmdata.cpp<br />
dgisselq
Thu, 03 Mar 2016 23:16:20 +0100
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Fsw%2F&rev=96
-
Fixed a bug whereby a mistaken code for CLR was ...
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Fsw%2F&rev=95
<div><strong>Rev 95 - dgisselq</strong> (1 file(s) modified)</div><div>Fixed a bug whereby a mistaken code for CLR was ...</div>~ /zipcpu/trunk/sw/zasm/zopcodes.cpp<br />
dgisselq
Tue, 01 Mar 2016 17:07:34 +0100
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Fsw%2F&rev=95
-
These changes make it possible to build binutils-2.25/ here in ...
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Fsw%2F&rev=94
<div><strong>Rev 94 - dgisselq</strong> (3 file(s) modified)</div><div>These changes make it possible to build binutils-2.25/ here in ...</div>~ /zipcpu/trunk/sw/binutils-2.25.patch<br />+ /zipcpu/trunk/sw/gas-script.sh<br />+ /zipcpu/trunk/sw/Makefile<br />
dgisselq
Fri, 05 Feb 2016 20:03:07 +0100
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Fsw%2F&rev=94
-
A BINUTILS BACKEND IS NOW AVAILABLE!!!!
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Fsw%2F&rev=93
<div><strong>Rev 93 - dgisselq</strong> (2 file(s) modified)</div><div>A BINUTILS BACKEND IS NOW AVAILABLE!!!!</div>+ /zipcpu/trunk/sw/binutils-2.25.patch<br />+ /zipcpu/trunk/sw/binutils-2.25.tar.bz2<br />
dgisselq
Thu, 28 Jan 2016 22:16:47 +0100
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Fsw%2F&rev=93
-
Minor changes, to include making default branching an ADD.[condition] X,PC
instruction, ...
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Fsw%2F&rev=89
<div><strong>Rev 89 - dgisselq</strong> (4 file(s) modified)</div><div>Minor changes, to include making default branching an ADD.[condition] X,PC<br />
instruction, ...</div>~ /zipcpu/trunk/sw/zasm/zopcodes.cpp<br />~ /zipcpu/trunk/sw/zasm/zopcodes.h<br />~ /zipcpu/trunk/sw/zasm/zparser.cpp<br />~ /zipcpu/trunk/sw/zasm/zparser.h<br />
dgisselq
Thu, 28 Jan 2016 22:04:07 +0100
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Fsw%2F&rev=89
-
Updated the assembler support files, zopcodes in particular, to handle ...
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Fsw%2F&rev=70
<div><strong>Rev 70 - dgisselq</strong> (4 file(s) modified)</div><div>Updated the assembler support files, zopcodes in particular, to handle ...</div>~ /zipcpu/trunk/sw/zasm/optest.cpp<br />~ /zipcpu/trunk/sw/zasm/zdump.cpp<br />~ /zipcpu/trunk/sw/zasm/zopcodes.cpp<br />~ /zipcpu/trunk/sw/zasm/zopcodes.h<br />
dgisselq
Mon, 28 Dec 2015 20:22:27 +0100
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Fsw%2F&rev=70
-
This implements the "new Instruction Set" architecture for the Zip ...
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Fsw%2F&rev=69
<div><strong>Rev 69 - dgisselq</strong> (85 file(s) modified)</div><div>This implements the "new Instruction Set" architecture for the Zip ...</div>~ /zipcpu/trunk/bench/asm/helloworld.S<br />~ /zipcpu/trunk/bench/asm/ivec.S<br />~ /zipcpu/trunk/bench/asm/lodsto.S<br />~ /zipcpu/trunk/bench/asm/Makefile<br />~ /zipcpu/trunk/bench/asm/pcpc.S<br />~ /zipcpu/trunk/bench/asm/testdiv.S<br />~ /zipcpu/trunk/bench/asm/wdt.S<br />~ /zipcpu/trunk/bench/asm/zipdhry.S<br />~ /zipcpu/trunk/bench/cpp/Makefile<br />~ /zipcpu/trunk/bench/cpp/memsim.cpp<br />~ /zipcpu/trunk/bench/cpp/memsim.h<br />~ /zipcpu/trunk/bench/cpp/pdump.cpp<br />~ /zipcpu/trunk/bench/cpp/testb.h<br />~ /zipcpu/trunk/bench/cpp/twoc.cpp<br />~ /zipcpu/trunk/bench/cpp/twoc.h<br />~ /zipcpu/trunk/bench/cpp/zippy_tb.cpp<br />~ /zipcpu/trunk/doc/gfx/bc.eps<br />~ /zipcpu/trunk/doc/gfx/bra.eps<br />~ /zipcpu/trunk/doc/gfx/cpu.dia<br />~ /zipcpu/trunk/doc/gfx/cpu.eps<br />~ /zipcpu/trunk/doc/gfx/cpu.png<br />~ /zipcpu/trunk/doc/gfx/memrd.eps<br />~ /zipcpu/trunk/doc/gfx/memwr.eps<br />~ /zipcpu/trunk/doc/gfx/regset.png<br />~ /zipcpu/trunk/doc/gfx/system.dia<br />~ /zipcpu/trunk/doc/gfx/system.eps<br />~ /zipcpu/trunk/doc/gfx/system.png<br />~ /zipcpu/trunk/doc/gfx/zipbones.dia<br />~ /zipcpu/trunk/doc/gfx/zipbones.png<br />~ /zipcpu/trunk/doc/iset.html<br />~ /zipcpu/trunk/doc/Makefile<br />~ /zipcpu/trunk/doc/spec.pdf<br />~ /zipcpu/trunk/doc/src/spec.tex<br />~ /zipcpu/trunk/Makefile<br />~ /zipcpu/trunk/rtl/aux/busdelay.v<br />~ /zipcpu/trunk/rtl/aux/wbarbiter.v<br />~ /zipcpu/trunk/rtl/aux/wbdblpriarb.v<br />~ /zipcpu/trunk/rtl/aux/wbpriarbiter.v<br />~ /zipcpu/trunk/rtl/core/cpuops.v<br />+ /zipcpu/trunk/rtl/core/cpuops_deprecated.v<br />+ /zipcpu/trunk/rtl/core/div.v<br />+ /zipcpu/trunk/rtl/core/idecode.v<br />+ /zipcpu/trunk/rtl/core/idecode_deprecated.v<br />~ /zipcpu/trunk/rtl/core/memops.v<br />+ /zipcpu/trunk/rtl/core/pfcache.v<br />~ /zipcpu/trunk/rtl/core/pipefetch.v<br />~ /zipcpu/trunk/rtl/core/pipemem.v<br />~ /zipcpu/trunk/rtl/core/prefetch.v<br />~ /zipcpu/trunk/rtl/core/zipcpu.v<br />~ /zipcpu/trunk/rtl/cpudefs.v<br />~ /zipcpu/trunk/rtl/Makefile<br />~ /zipcpu/trunk/rtl/peripherals/flashcache.v<br />~ /zipcpu/trunk/rtl/peripherals/icontrol.v<br />~ /zipcpu/trunk/rtl/peripherals/wbdmac.v<br />+ /zipcpu/trunk/rtl/peripherals/wbwatchdog.v<br />~ /zipcpu/trunk/rtl/peripherals/zipcounter.v<br />~ /zipcpu/trunk/rtl/peripherals/zipjiffies.v<br />~ /zipcpu/trunk/rtl/peripherals/ziptimer.v<br />~ /zipcpu/trunk/rtl/peripherals/ziptrap.v<br />~ /zipcpu/trunk/rtl/zipbones.v<br />~ /zipcpu/trunk/rtl/zipsystem.v<br />~ /zipcpu/trunk/sw/lib/divs.S<br />~ /zipcpu/trunk/sw/lib/divu.S<br />~ /zipcpu/trunk/sw/lib/mpy32s.S<br />~ /zipcpu/trunk/sw/lib/mpy32u.S<br />~ /zipcpu/trunk/sw/zasm/asmdata.cpp<br />~ /zipcpu/trunk/sw/zasm/asmdata.h<br />~ /zipcpu/trunk/sw/zasm/Makefile<br />~ /zipcpu/trunk/sw/zasm/optest.cpp<br />~ /zipcpu/trunk/sw/zasm/sys.i<br />~ /zipcpu/trunk/sw/zasm/test.S<br />~ /zipcpu/trunk/sw/zasm/twoc.cpp<br />~ /zipcpu/trunk/sw/zasm/twoc.h<br />~ /zipcpu/trunk/sw/zasm/zasm.l<br />~ /zipcpu/trunk/sw/zasm/zasm.y<br />~ /zipcpu/trunk/sw/zasm/zdump.cpp<br />~ /zipcpu/trunk/sw/zasm/zopcodes.cpp<br />~ /zipcpu/trunk/sw/zasm/zopcodes.h<br />~ /zipcpu/trunk/sw/zasm/zparser.cpp<br />~ /zipcpu/trunk/sw/zasm/zparser.h<br />~ /zipcpu/trunk/sw/zasm/zpp.l<br />~ /zipcpu/trunk/sw/zipdbg/devbus.h<br />~ /zipcpu/trunk/sw/zipdbg/regdefs.h<br />~ /zipcpu/trunk/sw/zipdbg/zipdbg.cpp<br />+ /zipcpu/trunk/zip.vim<br />
dgisselq
Tue, 22 Dec 2015 16:06:51 +0100
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Fsw%2F&rev=69
-
Fixed assembler processing of jump instructions, so that the new ...
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Fsw%2F&rev=60
<div><strong>Rev 60 - dgisselq</strong> (3 file(s) modified)</div><div>Fixed assembler processing of jump instructions, so that the new ...</div>~ /zipcpu/trunk/sw/zasm/asmdata.cpp<br />~ /zipcpu/trunk/sw/zasm/sys.i<br />~ /zipcpu/trunk/sw/zasm/test.S<br />
dgisselq
Thu, 22 Oct 2015 15:41:00 +0100
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Fsw%2F&rev=60
-
Adjusted these library routines to use the new stack frame ...
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Fsw%2F&rev=59
<div><strong>Rev 59 - dgisselq</strong> (4 file(s) modified)</div><div>Adjusted these library routines to use the new stack frame ...</div>~ /zipcpu/trunk/sw/lib/divs.S<br />~ /zipcpu/trunk/sw/lib/divu.S<br />~ /zipcpu/trunk/sw/lib/mpy32s.S<br />~ /zipcpu/trunk/sw/lib/mpy32u.S<br />
dgisselq
Thu, 22 Oct 2015 15:38:06 +0100
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Fsw%2F&rev=59
-
A test was added to double check whether carry following ...
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Fsw%2F&rev=55
<div><strong>Rev 55 - dgisselq</strong> (1 file(s) modified)</div><div>A test was added to double check whether carry following ...</div>~ /zipcpu/trunk/sw/zasm/test.S<br />
dgisselq
Mon, 12 Oct 2015 13:20:34 +0100
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Fsw%2F&rev=55
-
This builds on the support for backslash character escapes in ...
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Fsw%2F&rev=54
<div><strong>Rev 54 - dgisselq</strong> (1 file(s) modified)</div><div>This builds on the support for backslash character escapes in ...</div>~ /zipcpu/trunk/sw/zasm/zasm.l<br />
dgisselq
Mon, 12 Oct 2015 13:18:17 +0100
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Fsw%2F&rev=54
-
Updated the #include/#define directives to work properly for nested includes.
(They ...
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Fsw%2F&rev=53
<div><strong>Rev 53 - dgisselq</strong> (1 file(s) modified)</div><div>Updated the #include/#define directives to work properly for nested includes.<br />
(They ...</div>~ /zipcpu/trunk/sw/zasm/zpp.l<br />
dgisselq
Mon, 12 Oct 2015 13:16:56 +0100
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Fsw%2F&rev=53
-
Added the capability to "see" character's encoded within a binary ...
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Fsw%2F&rev=52
<div><strong>Rev 52 - dgisselq</strong> (1 file(s) modified)</div><div>Added the capability to "see" character's encoded within a binary ...</div>~ /zipcpu/trunk/sw/zasm/zdump.cpp<br />
dgisselq
Mon, 12 Oct 2015 13:15:43 +0100
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Fsw%2F&rev=52
-
Added the capability to look at binary files and 'see' ...
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Fsw%2F&rev=51
<div><strong>Rev 51 - dgisselq</strong> (1 file(s) modified)</div><div>Added the capability to look at binary files and 'see' ...</div>~ /zipcpu/trunk/sw/zasm/zopcodes.cpp<br />
dgisselq
Mon, 12 Oct 2015 13:14:28 +0100
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Fsw%2F&rev=51
-
A series of updates associated with getting Dhrystone to work. ...
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Fsw%2F&rev=46
<div><strong>Rev 46 - dgisselq</strong> (11 file(s) modified)</div><div>A series of updates associated with getting Dhrystone to work. ...</div>~ /zipcpu/trunk/sw/zasm/asmdata.cpp<br />~ /zipcpu/trunk/sw/zasm/asmdata.h<br />~ /zipcpu/trunk/sw/zasm/Makefile<br />~ /zipcpu/trunk/sw/zasm/obj-pc/depends.txt<br />~ /zipcpu/trunk/sw/zasm/sys.i<br />~ /zipcpu/trunk/sw/zasm/test.S<br />~ /zipcpu/trunk/sw/zasm/zasm.l<br />~ /zipcpu/trunk/sw/zasm/zasm.y<br />~ /zipcpu/trunk/sw/zasm/zopcodes.cpp<br />~ /zipcpu/trunk/sw/zasm/zparser.h<br />~ /zipcpu/trunk/sw/zasm/zpp.l<br />
dgisselq
Fri, 02 Oct 2015 21:42:51 +0100
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Fsw%2F&rev=46
-
Library routines for 32-bit multiply and divide, both signed and ...
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Fsw%2F&rev=45
<div><strong>Rev 45 - dgisselq</strong> (5 file(s) modified)</div><div>Library routines for 32-bit multiply and divide, both signed and ...</div>+ /zipcpu/trunk/sw/lib<br />+ /zipcpu/trunk/sw/lib/divs.S<br />+ /zipcpu/trunk/sw/lib/divu.S<br />+ /zipcpu/trunk/sw/lib/mpy32s.S<br />+ /zipcpu/trunk/sw/lib/mpy32u.S<br />
dgisselq
Fri, 02 Oct 2015 21:39:21 +0100
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Fsw%2F&rev=45
-
??
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Fsw%2F&rev=44
<div><strong>Rev 44 - dgisselq</strong> (1 file(s) modified)</div><div>??</div>- /zipcpu/trunk/sw/lib<br />
dgisselq
Fri, 02 Oct 2015 21:38:43 +0100
https://opencores.org/websvn//websvn/revision?repname=zipcpu&path=%2Fzipcpu%2Ftrunk%2Fsw%2F&rev=44
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.