OpenCores

testbench error

Back to bugtracker overview.

Information:
Type :: BUG
Status :: CLOSED
Assigned to :: Richard, Herveille

Description:
Dear Friend,
I am not sure if it is a bug.when i simulate this core with the tool modelsim,the testbench will stop at some time and show:

# status: 21600 generate 'start', write cmd 20 (slave address+write)

so the follow code could not run,i don't know why,thank you for your reply :)

Comments:

Herveille, Richard Aug 5, 2004
This is not a bug, please only report issues with the core (or the testbench) as bugs. Not tool issues.
I ran the testbench with ncsim and modelsim. Both work/pass.

Post a comment:
Login to post comments!

Back to bugtracker overview.

© copyright 1999-2012 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.