LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    OPENCORES news
    Promote your (OpenCores related) product on OpenCores. by OpenCores Admin on 11-Dec-2008
    Are you one of the many companies out there who have used cores/projects from OpenCores for your product/products?

    Then you should take the chance to promote your product on OpenCores.
    Read more here

    Job opportunity by OpenCores Admin on 14-Nov-2008
    Two interesting consultant projects available for FPGA- and DSP engineers. OpenCores have received requests from some bigger companies within the electronic development business to find suitable engineers (as consultants) for their development projects. click here

    Zet processor can boot MS-DOS 6.22 and FreeDOS 1.1 both unmodified by Zeus Gómez Marmolejo on 10-Nov-2008
    The Zet processor, the x86 (IA-32) open implementation, has reached an important milestone today. It can boot MS-DOS 6.22 (the last version released) and FreeDOS 1.1 (also the latest). You can check some pictures in the project page and a simple installation guide if you have the Xilinx ML-403 board.
    more news
    Top
    Last updated projects
  • Sinusoidal Computator
  • Arbitrary Frequency Generator
  • cpu6502_tc
  • cpu65c02_tc - 65C02 Processor Soft Core with accurate timing
  • Hilbert Transformer
  • Plasma - most MIPS I(TM) opcodes
  • 10_100_1000 Mbps tri-mode ethernet MAC
  • I2C Slave
      Most popular projects
  • OpenRISC 1000
  • Ethernet MAC 10/100 Mbps
  • I2C controller core
  • USB 1.1 Host and Function IP core
  • Plasma - most MIPS I(TM) opcodes
    Top

    Discussions (cores)
    Verilog UART 16550 BFM simu... by Valluri_sathish at on Fri Jan 2 12
    Hi Everyone, I am testing the verilog UART 16550 core and I have written a simple bfm test code. While monitoring the UART TX signal no change in the signal is observed. Also while reading the LSR register at after reset state and after writing into the fifo no change only 0x00 is coming. We.   read more...

        Articles
  • Veriifcation of IP Core Based SoC's
  • Microsoft Surface Computer
  • Transaction Level Modeling(TLM)-to-RTL Design Flow
  • Multiclock designs in FPGA
  • Design and Implementation of a 50MHZ DXT CoProcessor

    Which EDA tools should we use?
    Free opensource tools
    Donated tools from EDA comp.
    Web based tools
    Other
     

    Votes: 1638 | Results

    Stats
  • 5 mailing lists
  • 580 projects
  • 7.5M web hits/month


     
     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.