OpenCores
First Prev 2/18 Next Last


Topic Replies Views Last post
You need to be logged in to start a topic. Log in to the left or click here to register.  
 
ulpi peripheral link suspend mode 1 310 "RE: ulpi peripheral link suspend mode"
by ravivlsiii Nov 9, 2011
how large external ssram for 'USB 2.0 Function Core' 4 515 "RE: how large external ssram for 'USB 2.0 Function Core'"
by rsdio Oct 19, 2011
XR21V1410 uart application 2 452 "RE: XR21V1410 uart application"
by AbieA Sep 21, 2011
usb1.1 slave hid 2 500 "RE: usb1.1 slave hid"
by china_soc Aug 31, 2011
RTL CORE FOR USB 3.0 2 1457 "RE: RTL CORE FOR USB 3.0"
by gold0523 Aug 28, 2011
USB 1.1 Device Testbench 7 1241 "RE: USB 1.1 Device Testbench"
by flirchuck Jun 25, 2011
Interfacing a processor with USB 1.1 Host 0 392 "Interfacing a processor with USB 1.1 Host"
by mesopotamia.scorpio Jun 19, 2011
Found an unconnected output in Verilog IP CORE for USB 2.0 by Rudolf Usselmann 0 712 "Found an unconnected output in Verilog IP CORE for USB 2.0 by Rudolf Usselmann"
by dixit_sethi Apr 20, 2011
Ravi Chovatiya Low Speed Device Enumeration on Full Speed HUB 20 782 "Low Speed Device Enumeration on Full Speed HUB "
by ravivlsiii Apr 15, 2011
USB Host on DE2-70 board 1 773 "RE: USB Host on DE2-70 board"
by richard_vlamynck Apr 15, 2011
USB Host on DE2-70 board 0 412 "USB Host on DE2-70 board"
by nightsjudge Apr 13, 2011
Usb Controller sith DE2 1 740 "RE: Usb Controller sith DE2"
by richard_vlamynck Mar 24, 2011
Rx error detection 1 492 "RE: Rx error detection"
by Marcos325 Mar 8, 2011
Rx Valid signal 0 425 "Rx Valid signal"
by Harish_rtl_design Mar 8, 2011
USB3.0 RxEqTraining 0 677 "USB3.0 RxEqTraining"
by yyliu04 Feb 11, 2011


First Prev 2/18 Next Last
© copyright 1999-2012 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.