OpenCores

Downloads

Filename Description Downloads Last modified
OR1200VectorDatapath.zip Contribution by Kapil Anand & Shivam Gupta - how to add vector datapath to OR1200. 6716 Jun 7, 2011
ahmed-code.tar.bz2

The code developed by Waqas Ahmed for his Master's degree. It includes an innovative testbench based on OSCI SystemC TLM 2.0, which allows comparative testing of Or1ksim and OR1200 version 2 Verilog RTL, within an OVM framework.

24128 Jun 7, 2011
ahmed-dissertation.pdf

Implementation and Verification of a CPU Subsystem for Multimode RF Transceivers, Waqas Ahmed's Master's dissertation, which includes extensive comparative testing of Or1ksim and OR1200 Verilog.

15012 Jun 7, 2011
demo_or32_sw.zip A simple application which will print a hello-world and echo the user's input via the UART. 6628 Jun 7, 2011
gcc-4.5.1-or32-1.0rc1.tar.bz2

GCC 4.5.1 for OpenRISC version 1.0 release candidate 1.

27032 Jun 7, 2011
gdb-7.2-or32-1.0rc1.tar.bz2

GDB 7.2 for OpenRISC version 1.0 release candidate 1.

23168 Jun 7, 2011
newlib-1.18.0-or32-1.0rc1.tar.bz2

Newlib 1.18.0 for OpenRISC version 1.0 release candidate 1.

19531 Jun 7, 2011
openrisc1200_spec_0.7_jp.pdf

Japanese translation of the OpenRISC 1200 specification made by Takashi Okawa.

4665 Jun 7, 2011
openrisc_arch_submit4.odt Architecture Manual Draft, 2011 revision 4655 Jun 7, 2011
or1200-rel1.tar.bz2 OpenRISC OR1200 processor source code (verilog RTL), release 1. 22006 Jun 7, 2011
or1ksim-0.4.0.pdf

User Guide for Or1ksim 0.4.0 stable release.

6092 Jun 7, 2011
or1ksim-0.4.0.tar.bz2

Or1ksim 0.4.0 stable release source distribution.

6531 Jun 7, 2011
or1ksim-0.5.0rc2.pdf

User Guide for Or1ksim 0.5.0 release candidate 2.

4954 Jun 7, 2011
or1ksim-0.5.0rc2.tar.bz2

Or1ksim 0.5.0 release candidate 2 source distribution.

5108 Jun 7, 2011
or32-gdb-6.8-patch-2.1.bz2 GDB 6.8 for OpenRISC 1000, release 2.1 patch file. This fixes some type casting requirements so it will compile with GCC 4.1.3 under Ubuntu Linux. 7345 Jun 7, 2011
© copyright 1999-2012 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.