OpenCores

Project maintainers

Details

Name: big_counter
Created: Dec 20, 2007
Updated: Dec 20, 2009
SVN Updated: Mar 10, 2009
SVN: Browse
Latest version: download (might take a bit to start...)
Statistics: View
Bugs: 0 reported / 0 solved
Star1you like it: star it!

Other project properties

Category:Other
Language:VHDL
Development status:Beta
Additional info:
WishBone compliant: No
WishBone version: n/a
License: GPL

Description

Uses the shift register technology to create a big counter, that gives out a pulse at the period specified as a generic

Features

Designed for Xilinx FPGA's, with SRL's.

An efficient way of generating a divide by n**16 counter, where N can be very big.

Status

basic counter in cvs