OpenCores

DDR SDRAM Controller Core :: Overview

Project maintainers

Details

Name: ddr_sdr
Created: Dec 20, 2002
Updated: Apr 30, 2013
SVN Updated: Mar 10, 2009
SVN: Browse
Latest version: download
Statistics: View

Other project properties

Category: Memory core
Language:
Development status: Stable
Additional info: none
WishBone Compliant: No
License:

Description

The ddr_sdr controls read and write access of a programmable
logic device to a single 256 Mbit memory device. The 32-bit
wide user interface basically accepts two commands, read or
write. The control logic initializes the memory after reset
and issues refresh commands from time to time to ensure data
integrity. The data width to the memory device is 16 bits
wide and performs a double data rate operation at 100 MHz
clock rate.

Status

- Version 1.0 available

© copyright 1999-2014 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.