OpenCores

Anti-Logarithm (square-root), base-2, single-cycle :: Overview

Project maintainers

Details

Name: fast_antilog
Created: Aug 8, 2010
Updated: Jan 28, 2011
SVN Updated: Aug 8, 2010
SVN: Browse
Latest version: download
Statistics: View

Other project properties

Category: Arithmetic core
Language: Verilog
Development status: Stable
Additional info: Design done
WishBone compliant: No
WishBone version: n/a
License: LGPL

Description

A fast (single-cycle) base-2 antilog function.

Need an electronic design solution? Visit http://www.cantares.on.ca/

Doesn't run quite as fast as my Log code: 166MHz, vs. 250MHz for the log. Registering the input would bring that up. Takes about the same resources as the log.

To do a single-cycle square-root, first take the log. Then, divide that result by 2 (shift), and take the antilog. Tada...

If you use this, please write and tell me about it!

© copyright 1999-2017 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.