OpenCores

Generic FIR Filter :: Overview

Project maintainers

Details

Name: fir_wishbone
Created: Sep 10, 2013
Updated: Dec 1, 2015
SVN Updated: Mar 30, 2015
SVN: Browse
Latest version: download
Statistics: View

Other project properties

Category: DSP core
Language: VHDL
Development status: Beta
Additional info: FPGA proven
WishBone Compliant: No
License: LGPL

Description

This FIR filter is very generic and flexible. It has been tested working on an FPGA, though the existing version does not yet have a Wishbone control interface. I will be adding one to it soon. Stay tuned!

The impulse response curves for both theoretical calculations (Sage Math and ModelSim / Questa) vs. hardware acquisition results correlate well against each other. unit-impulse-response-sage.png unit-impulse-response-modelsim.p

© copyright 1999-2017 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.