HD63701 compatible core :: Overview

Project maintainers


Name: hd63701
Created: Dec 20, 2013
Updated: Feb 15, 2014
SVN Updated: Feb 15, 2014
SVN: Browse
Latest version: download
Statistics: View

Other project properties

Category: Processor
Language: Verilog
Development status: Planning
Additional info: FPGA proven
WishBone compliant: No
WishBone version: n/a
License: LGPL


This project provides a synthesizable IP core compatible with HITACHI HD63701 processors.

© copyright 1999-2017, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.