High Speed SDRAM Controller With Adaptive Bank Management and Command Pipeline :: Bugtracker
Request(s)
| Date | Title | Status | Assigned to | Submitted by |
| Aug 23, 2008 | Waiting for AXI interface | OPENED | cx0928 |
部分翻译
© copyright 1999-2012
OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.