OpenCores

Project maintainers

Details

Name: sha_core
Created: May 20, 2004
Updated: Mar 6, 2018
SVN Updated: Mar 10, 2009
SVN: Browse
Latest version: download (might take a bit to start...)
Statistics: View
Bugs: 2 reported / 0 solved
Star15you like it: star it!

Other project properties

Category:Crypto core
Language:Verilog
Development status:Beta
Additional info:Design done
WishBone compliant: No
WishBone version: n/a
License: LGPL

Description

This is a collection of SHA(Secure Hash Algorithm) cores. These include SHA-1, SHA-2 algorithms.
These cores are non-pipelined version of SHA, and have simple interfaces with the host side.

Features

- Support SHA-1(160), SHA-2(256/384/512)
- Use a simple 32-bit I/O bus interface
- High performance
- Share hardware between different SHA processing
- Can operate up to 200MHz at 0.18um Standard cell design
- Written in VerilogHDL

Status

- Initial release

TODO

- Combine SHA1/SHA2 in a single core
- Make it smaller and faster!