OpenCores

Internal communication bus for FPGA :: Overview

Project maintainers

Details

Name: soc_auto_vbus
Created: May 19, 2017
Updated: May 19, 2017
SVN Updated: May 19, 2017
SVN: Browse
Latest version: download
Statistics: View

Other project properties

Category: System on Chip
Language: VHDL
Development status: Beta
Additional info: none
WishBone compliant: No
WishBone version: n/a
License: BSD

Description

Please write a description of the project here. It is used as a MetaTag (search engines looks at this).

© copyright 1999-2017 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.