SystemC/Verilog Random Number Generator :: Overview
Other project properties
A SystemC/Verilog random number generator based on the combination of a LFSR and a CASR with very good statisticall properties.
Based on the Thomas E. Tkacik work available at:
This work is given by Universidad Rey Juan Carlos (Spain)