SystemC/Verilog Random Number Generator :: Bugtracker
Bug(s)
| Date | Title | Status | Assigned to | Submitted by |
| Mar 20, 2008 | Synthesized module is too slow. | OPENED | knight.dono@gmail.com |
部分翻译
© copyright 1999-2012
OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.