OpenCores

SystemVerilog uart16550 :: Overview

Project maintainers

Details

Name: systemverilog-uart16550
Created: Mar 30, 2010
Updated: May 5, 2010
SVN Updated: May 1, 2010
SVN: Browse
Latest version: download
Statistics: View

Other project properties

Category: Communication controller
Language: Verilog
Development status: Alpha
Additional info: none
WishBone compliant: Yes
WishBone version: n/a
License: LGPL

Description

RS232 Protocol 16550D uart (mostly supported)
- language : systemVerilog IEEE 1800-2005 (Quaruts2-9.1sp1 Support)
- scale : fpga cyclone3 800cell, >50Mhz
- bus : wishbone

-

TODO:

Lin's automotive standards
-> subset of transport layer circuit

© copyright 1999-2017 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.