OpenCores
Username:
Password:

Remember me
Register

Browse

PDP-11/70 CPU core and SoC

News
Dec 22, 2016The project has moved to GitHub: https://github.com/wfjm/w11Mueller, Walter F J
Dec 11, 2016The project has moved to GitHub: https://github.com/wfjm/w11Mueller, Walter F J
Oct 15, 2016w11a_V0.74: upgraded CRAM controller; new test bench driverMueller, Walter F J
Jun 26, 2016w11a_v0.73: Code cleanup for vivado, more xsim support. Size-configurable cache, better w11a performanceMueller, Walter F J
Mar 19, 2016w11a_V0.72: port of w11a to Arty; support for XADC; initial vivado xsim supportMueller, Walter F J
Jun 21, 2015version w11a_V0.6 tagged; key changes from 0.6 -> 0.7: revised rbus protocol; Vivado support; Nexys4 and Basys3 port; RP/RM and RL11 disk and TM11 tape supportMueller, Walter F J
Jun 5, 2015w11a_V0.66: added TM11/TU10 tape supportMueller, Walter F J
May 14, 2015w11a_V0.65: added RH70 + RP/RM disks, now full functional oskitsMueller, Walter F J
Mar 9, 2015w11a_V0.64: use Vivado; Artix-7 ports added (for Basys3 and Nexys4); added RL01/RL02 disksMueller, Walter F J
Dec 20, 2014w11a_V0.62: Introduced rbus protocol V4Mueller, Walter F J
Aug 10, 2014w11a_V0.61: bugfix for DIV instruction; other minor fixes (also tagged)Mueller, Walter F J
Jun 7, 2014version w11a_V0.6 tagged; key changes from 0.5 -> 0.6: revised ibus and rbus protocol; backend server rewritten; Nexys3 port; Cypress Fx2 support; LP11,PC11 supportMueller, Walter F J
May 12, 2013w11a_V0.58: New C++/Tcl based backend fully functional, old backend retired; w11a systems run with rlink over USB; operating system kits re-organizedMueller, Walter F J
Jan 2, 2013w11a_V0.56: Add Cypress FX2 USB interface controller; FX2 firmware supporting jtag access and data transfer; test system for rlink over USB verificationMueller, Walter F J
Dec 4, 2011w11a_V0.54: Added Nexys3 port of w11a (Spartan-6 based)Mueller, Walter F J
Apr 17, 2011w11a_V0.53: Introduced new backend written in C++ and Tcl. Phase 1 with functionality to execute simple test benchesMueller, Walter F J
Jan 2, 2011w11a_V0.52: Introduced rbus protocol V3; reorganize rbus and rlink modules, many renamesMueller, Walter F J
Nov 28, 2010w11a_V0.51: Introduced ibus protocol V2; Nexys2 systems use DCM; sys_w11a_n2 now runs with 58 MHz Mueller, Walter F J
Aug 1, 2010added Resource section, redone state flow graph, some editorial changesMueller, Walter F J
Jul 23, 2010version w11a_V0.5 tagged; many project page text updatesMueller, Walter F J
Jul 16, 2010add documentationMueller, Walter F J
Jul 9, 2010Documentation updateMueller, Walter F J
Jul 7, 2010update descriptionMueller, Walter F J
© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.