wishbone out port from b3 spec :: Overview
Other project properties
Are you using Wishbone, do you need some simple 'slaves' to test your bus with ?
Well, the Wishbone spec, appendix B3, has VHDL examples of Wishbone outports, and memories.
This is the code from B3 ! saves one copying the PDF each time.