OpenCores
Written in: Stage: License: Wishbone version:

marked with *

Arithmetic core 108

Prototype board 42

Communication controller 197

Coprocessor 5

Crypto core 75

DSP core 37

ECC core 24

Library 15

Memory core 47

Other 107

Processor 195

System on Chip 77

System on Module 3

System controller 21

Testing / Verification 34

Video controller 42

© copyright 1999-2017 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.