Written in:Stage:License:Wishbone version:
Arithmetic core 19
Prototype board 6
Communication controller 33
Coprocessor 3
Crypto core 20
DSP core 6
ECC core 3
Library 3
Memory core 8
Other 24
Processor 40
System on Chip 12
System controller 3
Testing / Verification 5
Video controller 9
© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.