OpenCores
URL https://opencores.org/ocsvn/1g_ethernet_dpi/1g_ethernet_dpi/trunk

Subversion Repositories 1g_ethernet_dpi

[/] [1g_ethernet_dpi/] [trunk/] [hw/] [layout/] [tcl/] [vsetup.tcl] - Blame information for rev 4

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 4 kuzmi4
 
2
create_project project_n1 ./ -part xc7k325tffg900-2
3
 
4
set obj [get_projects project_n1]
5
 
6
set_property "board_part" "xilinx.com:kc705:part0:1.2" $obj
7
set_property "default_lib" "xil_defaultlib" $obj
8
set_property "sim.ip.auto_export_scripts" "1" $obj
9
set_property "simulator_language" "Mixed" $obj
10
set_property "target_language" "Verilog" $obj
11
set_property "target_simulator" "ModelSim" $obj
12
 
13
add_files -norecurse ../xdc/project_n1_b.sdc
14
add_files -norecurse ../xdc/project_n1_p.sdc
15
add_files -norecurse ../xdc/project_n1_t.sdc
16
add_files -norecurse ../xdc/project_n1_user_phytiming.xdc
17
 
18
add_files -norecurse ../../src/rtl/microb_top.v
19
add_files -norecurse ../../src/rtl/tri_mode_emac_support/tri_mode_ethernet_mac_0_clk_wiz.v
20
add_files -norecurse ../../src/rtl/tri_mode_emac_support/tri_mode_ethernet_mac_0_example_design_clocks.v
21
add_files -norecurse ../../src/rtl/tri_mode_emac_support/tri_mode_ethernet_mac_0_example_design_resets.v
22
add_files -norecurse ../../src/rtl/tri_mode_emac_support/common/tri_mode_ethernet_mac_0_reset_sync.v
23
add_files -norecurse ../../src/rtl/tri_mode_emac_support/common/tri_mode_ethernet_mac_0_sync_block.v
24
 
25
set_property "ip_repo_paths"  "../../src/rtl" $obj
26
update_ip_catalog
27
 
28
import_files -norecurse ../bd/base_microblaze_design.bd
29
export_ip_user_files -of_objects  [get_files  ./project_n1.srcs/sources_1/bd/bd/base_microblaze_design.bd] -force -quiet
30
 
31
set obj [get_filesets sources_1]
32
set_property "top" "microb_top" $obj
33
 
34
update_compile_order -fileset sources_1
35
update_compile_order -fileset sim_1
36
 
37
# derive BD-files
38
generate_target all [get_files  ./project_n1.srcs/sources_1/bd/bd/base_microblaze_design.bd]
39
# derive xci-src
40
export_ip_user_files -of_objects [get_files ./project_n1.srcs/sources_1/bd/bd/base_microblaze_design.bd] -no_script -force -quiet
41
# derive sim-scripts
42
export_simulation -of_objects [get_files ./project_n1.srcs/sources_1/bd/bd/base_microblaze_design.bd] -directory ./project_n1.ip_user_files/sim_scripts -force -quiet
43
 
44
close_project

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.