OpenCores
URL https://opencores.org/ocsvn/6809_6309_compatible_core/6809_6309_compatible_core/trunk

Subversion Repositories 6809_6309_compatible_core

[/] [6809_6309_compatible_core/] [trunk/] [syn/] [lattice/] [P6809/] [P6809_P6809_par.html] - Blame information for rev 12

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 12 ale500 
<HTML>
2 
<HEAD><TITLE>Place & Route Report</TITLE>
3 
<STYLE TYPE="text/css">
4 
<!--
5 9 ale500 
 body,pre{
    font-family:'Courier New', monospace;
    color: #000000;
    font-size:88%;
    background-color: #ffffff;
}
h1 {
    font-weight: bold;
    margin-top: 24px;
    margin-bottom: 10px;
    border-bottom: 3px solid #000;    font-size: 1em;
}
h2 {
    font-weight: bold;
    margin-top: 18px;
    margin-bottom: 5px;
    font-size: 0.90em;
}
h3 {
    font-weight: bold;
    margin-top: 12px;
    margin-bottom: 5px;
    font-size: 0.80em;
}
p {
    font-size:78%;
}
P.Table {
    margin-top: 4px;
    margin-bottom: 4px;
    margin-right: 4px;
    margin-left: 4px;
}
table
{
    border-width: 1px 1px 1px 1px;
    border-style: solid solid solid solid;
    border-color: black black black black;
    border-collapse: collapse;
}
th {
    font-weight:bold;
    padding: 4px;
    border-width: 1px 1px 1px 1px;
    border-style: solid solid solid solid;
    border-color: black black black black;
    vertical-align:top;
    text-align:left;
    font-size:78%;
}
td {
    padding: 4px;
    border-width: 1px 1px 1px 1px;
    border-style: solid solid solid solid;
    border-color: black black black black;
    vertical-align:top;
    font-size:78%;
}
a {
    color:#013C9A;
    text-decoration:none;
}

a:visited {
    color:#013C9A;
}

a:hover, a:active {
    text-decoration:underline;
    color:#5BAFD4;
}
.pass
{
background-color: #00ff00;
}
.fail
{
background-color: #ff0000;
}
.comment
{
    font-size: 90%;
    font-style: italic;
}
6 
-->
7 
</STYLE>
8 
</HEAD>
9 
<PRE><A name="Par"></A>PAR: Place And Route Diamond (64-bit) 3.1.0.96.
10 
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
11 
Copyright (c) 1995 AT&amp;T Corp.   All rights reserved.
12 
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
13 
Copyright (c) 2001 Agere Systems   All rights reserved.
14 
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.
15 
Sun Jul 06 07:47:00 2014
16 
 
17 
C:/lscc/diamond/3.1_x64/ispfpga\bin\nt64\par -f P6809_P6809.p2t
18 
P6809_P6809_map.ncd P6809_P6809.dir P6809_P6809.prf -gui
19 
 
20 
 
21 
Preference file: P6809_P6809.prf.
22 
 
23 
<A name="par_cts"></A><B><U><big>Cost Table Summary</big></U></B>
24 
Level/      Number      Worst       Timing      Worst       Timing      Run         NCD
25 
Cost [ncd]  Unrouted    Slack       Score       Slack(hold) Score(hold) Time        Status
26 
----------  --------    -----       ------      ----------- ----------- -----       ------
27 
5_1   *     0           -           -           -           -           14          Complete
28 
 
29 
 
30 
* : Design saved.
31 
 
32 
Total (real) run time for 1-seed: 14 secs
33 
 
34 
par done!
35 
 
36 
Lattice Place and Route Report for Design &quot;P6809_P6809_map.ncd&quot;
37 
Sun Jul 06 07:47:00 2014
38 
 
39 
 
40 
<A name="par_best"></A><B><U><big>Best Par Run</big></U></B>
41 
PAR: Place And Route Diamond (64-bit) 3.1.0.96.
42 
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF P6809_P6809_map.ncd P6809_P6809.dir/5_1.ncd P6809_P6809.prf
43 
Preference file: P6809_P6809.prf.
44 
Placement level-cost: 5-1.
45 
Routing Iterations: 6
46 
 
47 
Loading design for application par from file P6809_P6809_map.ncd.
48 
Design name: CC3_top
49 
NCD version: 3.2
50 
Vendor:      LATTICE
51 
Device:      LCMXO2-7000HE
52 
Package:     TQFP144
53 
Performance: 4
54 
Loading device for application par from file &apos;xo2c7000.nph&apos; in environment: C:/lscc/diamond/3.1_x64/ispfpga.
55 
Package Status:                     Final          Version 1.36
56 
Performance Hardware Data Status:   Final)         Version 23.4
57 
License checked out.
58 
 
59 
 
60 
Ignore Preference Error(s):  True
61 
 
62 
<A name="par_dus"></A><B><U><big>Device utilization summary:</big></U></B>
63 
 
64 
   PIO (prelim)   69+4(JTAG)/336     22% used
65 
                  69+4(JTAG)/115     63% bonded
66 
   IOLOGIC           10/336           2% used
67 
 
68 
   SLICE           1234/3432         35% used
69 
 
70 
   GSR                1/1           100% used
71 
 
72 
 
73 
 
74 
INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific datasheet for additional details.
75 
INFO: Design contains pre-loadable EBR during configuration that has a requirement: Since the GSR is disabled for the EBR, make sure write enable and chip enable are inactive during wake-up, so that the pre-loaded initialization values will not be corrupted during wake-up state.
76 
Number of Signals: 2876
77 
Number of Connections: 9723
78 
 
79 
Pin Constraint Summary:
80 
   68 out of 68 pins locked (100% locked).
81 
 
82 
The following 1 signal is selected to use the primary clock routing resources:
83 
    clk40_i_c (driver: clk40_i, clk load #: 318)
84 
 
85 
 
86 
The following 3 signals are selected to use the secondary clock routing resources:
87 
    cpu0/G_9 (driver: cpu0/SLICE_837, clk load #: 0, sr load #: 0, ce load #: 111)
88 12 ale500 
    cpu0/k_ealo_cnv_0[0] (driver: cpu0/SLICE_744, clk load #: 0, sr load #: 0, ce load #: 17)
89 
 
90 
 
91 
Signal reset_o_c is selected as Global Set/Reset.
92 
.
93 
Starting Placer Phase 0.
94 
............
95 
Finished Placer Phase 0.  REAL time: 2 secs
96 
 
97 
Starting Placer Phase 1.
98 
........................
99 
Placer score = 779607.
100 
 
101 
 
102 
Starting Placer Phase 2.
103 
 
104 
 
105 
Finished Placer Phase 2.  REAL time: 7 secs
106 
 
107 
 
108 
 
109 
<A name="par_clk"></A><B><U><big>Clock Report</big></U></B>
110 
 
111 
Global Clock Resources:
112 
 
113 
 
114 
  DCM        : 0 out of 2 (0%)
115 
 
116 
 
117 
 
118 
  PRIMARY &quot;clk40_i_c&quot; from comp &quot;clk40_i&quot; on CLK_PIN site &quot;27 (PL22A)&quot;, clk load = 318
119 
 
120 
  SECONDARY &quot;cpu0/k_ealo_cnv_0[0]&quot; from F1 on comp &quot;cpu0/SLICE_744&quot; on site &quot;R21C18B&quot;, clk load = 0, ce load = 17, sr load = 0
121 
  SECONDARY &quot;cpu0/regs/PC_0_sqmuxa_1_i_o2_RNIHDJD1&quot; from F1 on comp &quot;cpu0/regs/SLICE_887&quot; on site &quot;R14C20A&quot;, clk load = 0, ce load = 16, sr load = 0
122 
 
123 
 
124 
  SECONDARY: 3 out of 8 (37%)
125 
 
126 
Edge Clocks:
127 
  No edge clock selected.
128 
 
129 
 
130 
 
131 
 
132 
I/O Usage Summary (final):
133 
   69 + 4(JTAG) out of 336 (21.7%) PIO sites used.
134 
   69 + 4(JTAG) out of 115 (63.5%) bonded PIO sites used.
135 
   Number of PIO comps: 69; differential: 0
136 
   Number of Vref pins used: 0
137 
 
138 
I/O Bank Usage Summary:
139 
+----------+----------------+------------+-----------+
140 
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
141 
+----------+----------------+------------+-----------+
142 
 
143 
 
144 
| 2        | 20 / 29 ( 68%) | 2.5V       | -         |
145 
 
146 
| 4        | 7 / 10 ( 70%)  | 2.5V       | -         |
147 
 
148 
+----------+----------------+------------+-----------+
149 
 
150 
Total placer CPU time: 6 secs
151 
 
152 
Dumping design to file P6809_P6809.dir/5_1.ncd.
153 
 
154 
 
155 
-----------------------------------------------------------------
156 
 
157 
 
158 
 
159 
0 connections routed; 9723 unrouted.
160 
Starting router resource preassignment
161 
 
162 
 
163 
 
164 
Start NBR router at 07:47:09 07/06/14
165 
 
166 
*****************************************************************
167 
Info: NBR allows conflicts(one node used by more than one signal)
168 
 
169 
 
170 
      routed as short as possible. The routing process is said to
171 
      be completed when no conflicts exist and all connections
172 
      are routed.
173 
Note: NBR uses a different method to calculate timing slacks. The
174 
 
175 
      that in TRCE report. You should always run TRCE to verify
176 
      your design. Thanks.
177 
*****************************************************************
178 
 
179 
Start NBR special constraint process at 07:47:09 07/06/14
180 
 
181 
Start NBR section for initial routing
182 
Level 4, iteration 1
183 
290(0.08%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 11 secs
184 
 
185 
 
186 
Info: Initial congestion area  at 75% usage is 5 (0.50%)
187 
 
188 
Start NBR section for normal routing
189 
Level 4, iteration 1
190 
 
191 
 
192 
 
193 
Level 4, iteration 3
194 
 
195 
Level 4, iteration 4
196 
11(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 12 secs
197 
Level 4, iteration 5
198 
8(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 12 secs
199 
Level 4, iteration 6
200 
 
201 
Level 4, iteration 7
202 
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 12 secs
203 
Level 4, iteration 8
204 
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 12 secs
205 
Level 4, iteration 9
206 
 
207 
Level 4, iteration 10
208 
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 12 secs
209 
 
210 
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 12 secs
211 
 
212 
 
213 
 
214 
 
215 
 
216 
Start NBR section for post-routing
217 
 
218 
End NBR router with 0 unrouted connection
219 
 
220 
NBR Summary
221 
 
222 
  Number of unrouted connections : 0 (0.00%)
223 
  Number of connections with timing violations : 0 (0.00%)
224 
  Estimated worst slack&lt;setup&gt; : &lt;n/a&gt;
225 
  Timing score&lt;setup&gt; : 0
226 
-----------
227 
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.
228 
 
229 
 
230 
Total CPU time 12 secs
231 
Total REAL time: 12 secs
232 
Completely routed.
233 
 
234 
Checking DRC ...
235 
 
236 
 
237 
 
238 
 
239 
Timing score: 0
240 
 
241 
Dumping design to file P6809_P6809.dir/5_1.ncd.
242 
 
243 
 
244 
All signals are completely routed.
245 
 
246 
PAR_SUMMARY::Number of errors = 0
247 
 
248 
Total CPU  time to completion: 13 secs
249 
 
250 
 
251 
par done!
252 
 
253 
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
254 
Copyright (c) 1995 AT&amp;T Corp.   All rights reserved.
255 
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
256 
Copyright (c) 2001 Agere Systems   All rights reserved.
257 
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.
258 
 
259 
 
260 
 
261 
<BR>
262 
 
263 
<BR>
264 
 
265 
<BR>
266 
<BR>
267 
<BR>
268 
 
269 
<BR>
270 
<BR>
271 
 
272 
<BR>
273 
<BR>
274 
<BR>
275 
<BR>
276 
<BR>
277 
<BR>
278 
<BR>
279 
<BR>
280 
<BR>
281 
<BR>
282 
<BR>
283 
<BR>
284 
<BR>
285 
<BR>
286 
<BR>
287 
<BR>
288 
<BR>
289 
<BR>
290 
<BR>
291 
<BR>
292 
<BR>
293 
<BR>
294 
<BR>
295 
 
296 
<BR>
297 
<BR>
298 
<BR>
299 
 
300 
<BR>
301 
 
302 
<BR>
303 
 
304 
<BR>
305 
<BR>
306 
<BR>
307 
<BR>
308 
<BR>
309 
<BR>
310 
<BR>
311 
</PRE></FONT>
312 
 
313 
 
314 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.