OpenCores
URL https://opencores.org/ocsvn/6809_6309_compatible_core/6809_6309_compatible_core/trunk

Subversion Repositories 6809_6309_compatible_core

[/] [6809_6309_compatible_core/] [trunk/] [syn/] [lattice/] [P6809/] [scratchproject.prs] - Blame information for rev 10

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 4 ale500
#--  Synopsys, Inc.
2
#--  Version G-2012.09L-SP1
3
#--  Project file /home/pacito/02_Elektronik/020_V6809/6809/opencores/trunk/syn/lattice/P6809/scratchproject.prs
4
 
5
#project files
6
add_file -verilog "/usr/local/diamond/2.2_x64/cae_library/synthesis/verilog/machxo2.v"
7
add_file -verilog "/home/pacito/02_Elektronik/020_V6809/6809/opencores/trunk/syn/lattice/CC3_top.v"
8
add_file -verilog "/home/pacito/02_Elektronik/020_V6809/6809/opencores/trunk/rtl/verilog/alu16.v"
9
add_file -verilog "/home/pacito/02_Elektronik/020_V6809/6809/opencores/trunk/rtl/verilog/decoders.v"
10
add_file -verilog "/home/pacito/02_Elektronik/020_V6809/6809/opencores/trunk/rtl/verilog/defs.v"
11
add_file -verilog "/home/pacito/02_Elektronik/020_V6809/6809/opencores/trunk/rtl/verilog/MC6809_cpu.v"
12
add_file -verilog "/home/pacito/02_Elektronik/020_V6809/6809/opencores/trunk/rtl/verilog/regblock.v"
13
add_file -verilog "/home/pacito/02_Elektronik/020_V6809/6809/opencores/trunk/syn/lattice/bios2k.v"
14 7 ale500
add_file -verilog "/home/pacito/02_Elektronik/020_V6809/6809/opencores/trunk/syn/lattice/vgatext.v"
15
add_file -verilog "/home/pacito/02_Elektronik/020_V6809/6809/opencores/trunk/syn/lattice/fontrom.v"
16
add_file -verilog "/home/pacito/02_Elektronik/020_V6809/6809/opencores/trunk/syn/lattice/textmem4k.v"
17 4 ale500
 
18
 
19
#implementation: "P6809"
20
impl -add /home/pacito/02_Elektronik/020_V6809/6809/opencores/trunk/syn/lattice/P6809 -type fpga
21
 
22
#
23
#implementation attributes
24
 
25 10 ale500
set_option -vlog_std sysv
26 4 ale500
set_option -project_relative_includes 1
27
set_option -include_path {/home/pacito/02_Elektronik/020_V6809/6809/opencores/trunk/syn/lattice/P6809/}
28 10 ale500
set_option -include_path {/home/pacito/02_Elektronik/020_V6809/6809/opencores/trunk/syn/lattice;/home/pacito/02_Elektronik/020_V6809/6809/opencores/trunk/syn/lattice;/home/pacito/02_Elektronik/020_V6809/6809/opencores/trunk/syn/lattice}
29 4 ale500
 
30
#device options
31
set_option -technology MACHXO2
32
set_option -part LCMXO2_7000HE
33
set_option -package TG144C
34
set_option -speed_grade -4
35
set_option -part_companion ""
36
 
37
#compilation/mapping options
38
set_option -top_module "CC3_top"
39
 
40
# mapper_options
41 10 ale500
set_option -frequency auto
42 4 ale500
set_option -write_verilog 0
43
set_option -write_vhdl 0
44
set_option -srs_instrumentation 1
45
 
46
# Lattice XP
47
set_option -maxfan 1000
48
set_option -disable_io_insertion 0
49
set_option -retiming 0
50
set_option -pipe 1
51 10 ale500
set_option -forcegsr no
52 4 ale500
set_option -fix_gated_and_generated_clocks 1
53
set_option -RWCheckOnRam 1
54
set_option -update_models_cp 0
55
set_option -syn_edif_array_rename 1
56
 
57
# sequential_optimization_options
58
set_option -symbolic_fsm_compiler 1
59
 
60
# Compiler Options
61
set_option -compiler_compatible 0
62
set_option -resource_sharing 1
63
set_option -multi_file_compilation_unit 1
64
 
65
#automatic place and route (vendor) options
66
set_option -write_apr_constraint 1
67
 
68
#set result format/file last
69 10 ale500
project -result_file "/home/pacito/02_Elektronik/020_V6809/6809/opencores/trunk/syn/lattice/P6809/P6809.edi"
70 4 ale500
impl -active "P6809"

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.