URL
https://opencores.org/ocsvn/6809_6309_compatible_core/6809_6309_compatible_core/trunk
Go to most recent revision |
Details |
Compare with Previous |
View Log
| Line No. |
Rev |
Author |
Line |
| 1 |
4 |
ale500 |
SCUBA, Version Diamond_2.2_Production (99)
|
| 2 |
|
|
Sat Dec 28 21:50:48 2013
|
| 3 |
|
|
|
| 4 |
|
|
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
|
| 5 |
|
|
Copyright (c) 1995 AT&T Corp. All rights reserved.
|
| 6 |
|
|
Copyright (c) 1995-2001 Lucent Technologies Inc. All rights reserved.
|
| 7 |
|
|
Copyright (c) 2001 Agere Systems All rights reserved.
|
| 8 |
|
|
Copyright (c) 2002-2013 Lattice Semiconductor Corporation, All rights reserved.
|
| 9 |
|
|
|
| 10 |
|
|
Issued command : /usr/local/diamond/2.2_x64/ispfpga/bin/lin64/scuba -w -n bios2k -lang verilog -synth synplify -bus_exp 7 -bb -arch xo2c00 -type ramdp -device LCMXO2-7000HE -aaddr_width 11 -widtha 8 -baddr_width 11 -widthb 8 -anum_words 2048 -bnum_words 2048 -cascade -1 -memfile test1.mem -memformat orca -writemodeA NORMAL -writemodeB NORMAL -e
|
| 11 |
|
|
Circuit name : bios2k
|
| 12 |
|
|
Module type : RAM_DP_TRUE
|
| 13 |
|
|
Module Version : 7.2
|
| 14 |
|
|
Ports :
|
| 15 |
|
|
Inputs : DataInA[7:0], DataInB[7:0], AddressA[10:0], AddressB[10:0], ClockA, ClockB, ClockEnA, ClockEnB, WrA, WrB, ResetA, ResetB
|
| 16 |
|
|
Outputs : QA[7:0], QB[7:0]
|
| 17 |
|
|
I/O buffer : not inserted
|
| 18 |
|
|
Memory file : test1.mem
|
| 19 |
|
|
EDIF output : suppressed
|
| 20 |
|
|
Verilog output : bios2k.v
|
| 21 |
|
|
Verilog template : bios2k_tmpl.v
|
| 22 |
|
|
Verilog testbench: tb_bios2k_tmpl.v
|
| 23 |
|
|
Verilog purpose : for synthesis and simulation
|
| 24 |
|
|
Bus notation : big endian
|
| 25 |
|
|
Report output : bios2k.srp
|
| 26 |
|
|
Element Usage :
|
| 27 |
|
|
DP8KC : 2
|
| 28 |
|
|
Estimated Resource Usage:
|
| 29 |
|
|
EBR : 2
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.