OpenCores
URL https://opencores.org/ocsvn/6809_6309_compatible_core/6809_6309_compatible_core/trunk

Subversion Repositories 6809_6309_compatible_core

[/] [6809_6309_compatible_core/] [trunk/] [syn/] [lattice/] [bios2k_generate.log] - Blame information for rev 4

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 4 ale500
Starting process: Module
2
 
3
Starting process:
4
 
5
SCUBA, Version Diamond_2.2_Production (99)
6
Sat Dec 28 21:50:48 2013
7
 
8
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
9
Copyright (c) 1995 AT&T Corp.   All rights reserved.
10
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
11
Copyright (c) 2001 Agere Systems   All rights reserved.
12
Copyright (c) 2002-2013 Lattice Semiconductor Corporation,  All rights reserved.
13
 
14
BEGIN SCUBA Module Synthesis
15
 
16
    Issued command   : /usr/local/diamond/2.2_x64/ispfpga/bin/lin64/scuba -w -n bios2k -lang verilog -synth synplify -bus_exp 7 -bb -arch xo2c00 -type ramdp -device LCMXO2-7000HE -aaddr_width 11 -widtha 8 -baddr_width 11 -widthb 8 -anum_words 2048 -bnum_words 2048 -cascade -1 -memfile test1.mem -memformat orca -writemodeA NORMAL -writemodeB NORMAL -e
17
    Circuit name     : bios2k
18
    Module type      : RAM_DP_TRUE
19
    Module Version   : 7.2
20
    Ports            :
21
        Inputs       : DataInA[7:0], DataInB[7:0], AddressA[10:0], AddressB[10:0], ClockA, ClockB, ClockEnA, ClockEnB, WrA, WrB, ResetA, ResetB
22
        Outputs      : QA[7:0], QB[7:0]
23
    I/O buffer       : not inserted
24
    Memory file      : test1.mem
25
    EDIF output      : suppressed
26
    Verilog output   : bios2k.v
27
    Verilog template : bios2k_tmpl.v
28
    Verilog testbench: tb_bios2k_tmpl.v
29
    Verilog purpose  : for synthesis and simulation
30
    Bus notation     : big endian
31
    Report output    : bios2k.srp
32
    Estimated Resource Usage:
33
            EBR : 2
34
 
35
END   SCUBA Module Synthesis
36
 
37
File: bios2k.lpc created.
38
 
39
 
40
End process: completed successfully.
41
 
42
 
43
Total Warnings:  0
44
 
45
Total Errors:  0
46
 
47
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.