URL
https://opencores.org/ocsvn/802154phycore/802154phycore/trunk
[/] [802154phycore/] [trunk/] [rtl/] [rz_enc.vhd] - Blame information for rev 2
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
2 |
entactogen |
-- Copyright (c) 2010 Antonio de la Piedra
|
2 |
|
|
|
3 |
|
|
-- This program is free software: you can redistribute it and/or modify
|
4 |
|
|
-- it under the terms of the GNU General Public License as published by
|
5 |
|
|
-- the Free Software Foundation, either version 3 of the License, or
|
6 |
|
|
-- (at your option) any later version.
|
7 |
|
|
|
8 |
|
|
-- This program is distributed in the hope that it will be useful,
|
9 |
|
|
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
|
10 |
|
|
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
11 |
|
|
-- GNU General Public License for more details.
|
12 |
|
|
|
13 |
|
|
-- You should have received a copy of the GNU General Public License
|
14 |
|
|
-- along with this program. If not, see <http://www.gnu.org/licenses/>.
|
15 |
|
|
|
16 |
|
|
-- A VHDL model of the IEEE 802.15.4 physical layer.
|
17 |
|
|
|
18 |
|
|
|
19 |
|
|
library IEEE;
|
20 |
|
|
use IEEE.STD_LOGIC_1164.ALL;
|
21 |
|
|
use IEEE.STD_LOGIC_ARITH.ALL;
|
22 |
|
|
use IEEE.STD_LOGIC_UNSIGNED.ALL;
|
23 |
|
|
|
24 |
|
|
entity rz_enc is
|
25 |
|
|
Port( rz_encoder_input: in std_logic_vector(9 downto 0);
|
26 |
|
|
rz_output: out std_logic);
|
27 |
|
|
end rz_enc;
|
28 |
|
|
|
29 |
|
|
architecture Behavioral of rz_enc is
|
30 |
|
|
|
31 |
|
|
begin
|
32 |
|
|
rz_output <= '1' when signed(rz_encoder_input) > 0 else '0';
|
33 |
|
|
end Behavioral;
|
34 |
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.