OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [Integration_test/] [synthetic_sim/] [report] - Blame information for rev 54

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 54 alirezamon 
Verification Results:
2 
****************************mesh_4x4_2cycle_mcast_f : Compile *******************************:
3 
         model is generated successfully.
4 
****************************mesh_4x4_2cycle_mcast_f     : random traffic *******************************:
5 
         Passed:   zero load (5,15.2151) saturation (30,357.163)
6 
****************************mesh_4x4_2cycle_mcast_f     : transposed 1 traffic *******************************:
7 
         Error in running simulation:                    0: ERROR: Routing module did not set any destination port for an injected multicast packet TOP.router_top_v.router.router_ref.p_[0].multi.multicast_process.debg
8 
                    0: ERROR: The self-loop is not enabled in the router while a packet is injected to the NoC with identical source and destination address in endpoint  9. destination nodes:0X0200. : TOP.traffic_gen_top
9 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.